# Silicon Carbide (SiC) Module – EliteSiC, 3 mohm SiC M3 MOSFET, 1200 V, 2-PACK Half Bridge Topology, F2 Package with Si3N4 DBC

# NXH003P120M3F2PTNG

The NXH003P120M3F2PTNG is a power module containing 3 m $\Omega$  / 1200 V SiC MOSFET half–bridge and a thermistor with Si3N4 DBC in an F2 package.

#### **Features**

- 3 m $\Omega$  / 1200 V M3S SiC MOSFET Half-Bridge
- Si3N4 DBC
- Thermistor
- Pre-Applied Thermal Interface Material (TIM)
- Press-Fit Pins
- These Devices are Pb-Free, Halide Free and are RoHS Compliant

#### **Typical Applications**

- Solar Inverter
- Uninterruptible Power Supplies
- Electric Vehicle Charging Stations
- Industrial Power





Figure 1. NXH003P120MNF2 Schematic Diagram

1

#### **PACKAGE PICTURE**



PIM36 56.7x42.5 (PRESS FIT) CASE 180BY


#### **MARKING DIAGRAM**



NXH003P120M3F2PTNG = Specific Device Code AT = Assembly & Test Site Code

YWW = Year and Work Week

#### **PIN CONNECTIONS**



See Pin Function Description for pin names

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 4 of this data sheet.

# PIN FUNCTION DESCRIPTION

1 S1 Q1 Kelvin Emitter (High side switch) 2 G1 Q1 Gate (High side switch) 3 G1 Q1 Gate (High side switch) 4 S1 Q1 Kelvin Emitter (High side switch) 5 DC+ DC Positive Bus connection 6 DC+ DC Positive Bus connection 7 DC+ DC Positive Bus connection	
3 G1 Q1 Gate (High side switch) 4 S1 Q1 Kelvin Emitter (High side switch) 5 DC+ DC Positive Bus connection 6 DC+ DC Positive Bus connection	
4 S1 Q1 Kelvin Emitter (High side switch) 5 DC+ DC Positive Bus connection 6 DC+ DC Positive Bus connection	
5 DC+ DC Positive Bus connection 6 DC+ DC Positive Bus connection	
6 DC+ DC Positive Bus connection	
7 DC+ DC Positive Bus connection	
8 DC+ DC Positive Bus connection	
9 DC+ DC Positive Bus connection	
10 DC+ DC Positive Bus connection	
11 DC+ DC Positive Bus connection	
12 DC+ DC Positive Bus connection	
13 DC* DC Negative Bus connection	
14 DC- DC Negative Bus connection	
15 DC- DC Negative Bus connection	
16 DC – DC Negative Bus connection	
17 DC- DC Negative Bus connection	
18 DC- DC Negative Bus connection	
19 DC – DC Negative Bus connection	
20 DC – DC Negative Bus connection	
21 PHASE Center point of half bridge	
22 PHASE Center point of half bridge	
23 PHASE Center point of half bridge	
24 PHASE Center point of half bridge	
25 PHASE Center point of half bridge	
26 S2 Q2 Kelvin Emitter (Low side switch)	
27 G2 Q2 Gate (Low side switch)	
28 TH1 Thermistor Connection 1	
29 TH2 Thermistor Connection 2	
30 S2 Q2 Kelvin Emitter (Low side switch)	
G2 Q2 Gate (Low side switch)	
32 PHASE Center point of half bridge	
33 PHASE Center point of half bridge	
34 PHASE Center point of half bridge	
35 PHASE Center point of half bridge	
36 PHASE Center point of half bridge	

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
SIC MOSFET			•
Drain-Source Voltage	V <sub>DSS</sub>	1200	V
Gate-Source Voltage	V <sub>GS</sub>	+22/-10	V
Continuous Drain Current @ T <sub>c</sub> = 80°C (T <sub>J</sub> = 175°C)	I <sub>D</sub>	435	А
Pulsed Drain Current (T <sub>J</sub> = 175°C)	I <sub>Dpulse</sub>	870	А
Maximum Power Dissipation @ T <sub>c</sub> = 80°C (T <sub>J</sub> = 175°C)	P <sub>tot</sub>	1482	W
Minimum Operating Junction Temperature	T <sub>JMIN</sub>	-40	°C
Maximum Operating Junction Temperature	T <sub>JMAX</sub>	175	°C
THERMAL PROPERTIES			
Storage Temperature Range	T <sub>stg</sub>	-40 to 150	°C
TIM Layer Thickness	T <sub>TIM</sub>	160 ±20	μm
INSULATION PROPERTIES			
Isolation Test Voltage, t = 1 s, 60 Hz	V <sub>is</sub>	4800	$V_{RMS}$
Creepage Distance		12.7	mm
СТІ		600	
Substrate Ceramic Material		Si3N4	
Substrate Ceramic Material Thickness		0.38	mm
Substrate Warpage (Note 2)	W	Max 0.18	mm

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **RECOMMENDED OPERATING RANGES**

Rating	Symbol	Min	Max	Unit
Module Operating Junction Temperature	$T_J$	-40	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
SIC MOSFET CHARACTERISTICS						
Zero Gate Voltage Drain Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 1200 V	I <sub>DSS</sub>	_	_	300	μΑ
Drain-Source On Resistance	V <sub>GS</sub> = 18 V, I <sub>D</sub> = 200 A, T <sub>J</sub> = 25°C	R <sub>DS(ON)</sub>	_	3.19	5	mΩ
	V <sub>GS</sub> = 18 V, I <sub>D</sub> = 200 A, T <sub>J</sub> = 125°C		-	5.25	-	1
	V <sub>GS</sub> = 18 V, I <sub>D</sub> = 200 A, T <sub>J</sub> = 150°C		_	5.88	-	1
Gate-Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 160 mA	V <sub>GS(TH)</sub>	1.8	2.4	4.4	V
Gate Leakage Current	vage Current V <sub>GS</sub> = -10 V / 20 V, V <sub>DS</sub> = 0 V		-800	_	800	nA
Input Capacitance	V <sub>DS</sub> = 800 V, V <sub>GS</sub> = 0 V, f = 100 kHz	C <sub>ISS</sub>	_	20889	_	pF
Reverse Transfer Capacitance		C <sub>RSS</sub>	_	90	_	1
Output Capacitance		C <sub>OSS</sub>	_	1225	_	1

<sup>1.</sup> Refer to ELECTRICAL CHĂRACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

<sup>2.</sup> Height difference between horizontal plane and substrate copper bottom.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted) (continued)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
SIC MOSFET CHARACTERISTICS						1
Total Gate Charge	$V_{DS} = 800 \text{ V}, V_{GS} = -5/20 \text{ V}, I_D = 200 \text{ A}$	$Q_{G(TOTAL)}$	=	1195	=	nC
Gate-Source Charge		Q <sub>GS</sub>	=	232	_	nC
Gate-Drain Charge		$Q_{GD}$	=	210	=	nC
Turn-on Delay Time	T <sub>J</sub> = 25°C	t <sub>d(on)</sub>	-	49	-	ns
Rise Time	$V_{DS}^{o}$ = 600 V, $I_{D}$ = 200 A $V_{GS}$ = -5 V / 18 V, $R_{G}$ = 1 $\Omega$	t <sub>r</sub>	_	17	_	1
Turn-off Delay Time		t <sub>d(off)</sub>	_	144	_	1
Fall Time		t <sub>f</sub>	_	16	_	
Turn-on Switching Loss per Pulse		E <sub>ON</sub>	_	1.79	_	mJ
Turn-off Switching Loss per Pulse		E <sub>OFF</sub>	-	1.13	-	
Turn-on Delay Time	T <sub>J</sub> = 150°C	t <sub>d(on)</sub>	-	48	-	ns
Rise Time	$V_{DS} = 600 \text{ V}, I_D = 200 \text{ A}$ $V_{GS} = -5 \text{ V} / 18 \text{ V}, R_G = 1 \Omega$	t <sub>r</sub>	_	15	_	
Turn-off Delay Time		t <sub>d(off)</sub>	_	154	_	
Fall Time		t <sub>f</sub>	_	15	_	
Turn-on Switching Loss per Pulse		E <sub>ON</sub>	_	1.94	_	mJ
Turn off Switching Loss per Pulse		E <sub>OFF</sub>	_	1.12	_	
Diode Forward Voltage	I <sub>D</sub> = 200 A, T <sub>J</sub> = 25°C	$V_{SD}$	-	4.8	7.5	V
	I <sub>D</sub> = 200 A, T <sub>J</sub> = 125°C	1	-	4.5	_	
	I <sub>D</sub> = 200 A, T <sub>J</sub> = 150°C		-	4.4	=	
Thermal Resistance - Chip-to-Case	M1, M2	R <sub>thJC</sub>	-	0.0641	_	°C/W
Thermal Resistance - Chip-to-Heatsink	Thermal grease, Thickness = 2 Mil +2%, A = 2.8 W/mK	R <sub>thJH</sub>	=	0.1605	-	°C/W
THERMISTOR CHARACTERISTICS						
Nominal Resistance	T <sub>NTC</sub> = 25°C	R <sub>25</sub>	-	5	-	kΩ
	T <sub>NTC</sub> = 100°C	R <sub>100</sub>	-	493	_	Ω
	T <sub>NTC</sub> = 150°C	R <sub>150</sub>	-	159.5	=	Ω
Deviation of R <sub>100</sub>	T <sub>NTC</sub> = 100°C	ΔR/R	-5	-	5	%
Power Dissipation - Recommended limit	0.15 mA, non-self-heating effect	$P_{D}$	-	0.1	_	mW
Power Dissipation – Absolute maximum	5 mA	$P_{D}$	-	34.2	_	mW
Power Dissipation Constant			-	1.4	-	mW/K
B-value	B (25/50), tolerance ±2%		-	3375	-	К
B-value	B (25/100), tolerance ±2%		_	3436	-	K

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# ORDERING INFORMATION

Orderable Part Number	Marking	Package	Shipping
NXH003P120M3F2PTNG	NXH003P120M3F2PTNG	F2HALFBR: Case 180BY Press-fit Pins with pre-applied thermal interface material (TIM) (Pb-Free / Halide Free)	20 Units / Blister Tray

#### TYPICAL CHARACTERISTIC

(M1/M2 SiC MOSFET CHARACTERISTIC)




Figure 2. MOSFET Typical Output Characteristic




Figure 4. MOSFET Typical Transfer Characteristic




Figure 3. MOSFET Typical Output Characteristic




Figure 5. Body Diode Forward Characteristic

# **TYPICAL CHARACTERISTIC**

(M1/M2 SiC MOSFET CHARACTERISTIC)




Figure 6. Gate-to-Source Voltage vs. Total Charge




Figure 7. Capacitance vs. Drain-to-Source Voltage

# **TYPICAL CHARACTERISTIC**




Figure 8. Typical Switching Loss Eon vs. ID




Figure 10. Typical Switching Loss Eoff vs. ID




Figure 12. Typical Switching Loss Tdon vs. ID




Figure 9. Typical Switching Loss Eon vs. Rg




Figure 11. Typical Switching Loss Eoff vs. Rg




Figure 13. Typical Switching Loss Tdon vs. Rg

#### **TYPICAL CHARACTERISTIC**




Figure 14. Typical Switching Loss Tdoff vs. ID




Figure 16. Typical Switching Loss Tr vs. ID




Figure 18. Typical Switching Loss Tf vs. ID




Figure 15. Typical Switching Loss Tdoff vs. Rg




Figure 17. Typical Switching Loss Tr vs. Rg




Figure 19. Typical Switching Loss Tf vs. Rg

#### **TYPICAL CHARACTERISTIC**




Figure 20. di/dt ON vs. ID




Figure 22. di/dt OFF vs. ID




Figure 24. dv/dt ON vs. ID




Figure 21. di/dt ON vs. RG




Figure 23. di/dt OFF vs. RG




Figure 25. dv/dt ON vs. RG

# **TYPICAL CHARACTERISTIC**




Figure 26. dv/dt OFF vs. ID




Figure 27. dv/dt OFF vs. RG

# **TYPICAL CHARACTERISTIC**

(M1/M1 SiC MOSFET CHARACTERISTIC)





Figure 28. MOSFET Junction-to-Case Transient Thermal Impedance

# **FOSTER NETWORKS - M1, M2**

Foster		M1	!	M2
Element #	Rth (K/W)	Cth (Ws/K)	Rth (K/W)	Cth (Ws/K)
1	0.001954903	0.006320060	0.002108724	0.007173619
2	0.001774431	0.052561285	0.001674965	0.065286128
3	0.008518089	0.083667598	0.008103839	0.093513060
4	0.004782129	0.475971634	0.005782362	0.432951421
5	0.047293860	0.316094909	0.049861821	0.347078551

#### CAUER NETWORKS - M1, M2

Cauer	ı	M1	I	W2
Element #	Rth (K/W)	Cth (Ws/K)	Rth (K/W)	Cth (Ws/K)
1	0.002902720	0.005142224	0.003106026	0.005861615
2	0.005574283	0.027053480	0.005966663	0.031491586
3	0.012888434	0.041274318	0.012576945	0.044061233
4	0.022425186	0.197068008	0.021927720	0.198635336
5	0.020532788	0.257185833	0.023954356	0.274582811



* I his int	ormation is generic. Please refer to device data
sheet f	or actual part marking. Pb-Free indicator, "G" or
microd	ot "•", may or may not be present. Some products
may no	ot follow the Generic Marking.

DOCUMENT NUMBER:	98AON19725H	Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PIM36 56.7x42.5 (PRESS F	IT)	PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

XXXXX = Specific Device Code

AT = Assembly & Test Site Code YYWW = Year and Work Week Code

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales