

2N4856 - 2N4861

N-Channel JFET Switch




T-39-05

2N4856 - 2N4861

FEATURES

- Low $r_{DS(on)}$
- $I_{D(off)} < 250\mu A$
- Switches $\pm 10V$ Signals With $\pm 15V$ Supplies (2N4858, 2N4861)



ABSOLUTE MAXIMUM RATINGS

($T_A = 25^\circ C$ unless otherwise noted)

Gate-Source or Gate-Drain Voltage	
2N4856-58	-40V
2N4859-61	-30V
Gate Current	50mA
Storage Temperature Range	$-65^\circ C$ to $+200^\circ C$
Operating Temperature Range	$-55^\circ C$ to $+200^\circ C$
Lead Temperature (Soldering, 10sec)	$+300^\circ C$
Power Dissipation	1.8W
Derate above $25^\circ C$	10mW/ $^\circ C$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION

Part	Package	Temperature Range
2N4856	HermeticTO-18	$-55^\circ C$ to $+200^\circ C$
X2N4856	Sorted Chips in Carriers	$-55^\circ C$ to $+200^\circ C$
2N4857	HermeticTO-18	$-55^\circ C$ to $+200^\circ C$
X2N4857	Sorted Chip in Carriers	$-55^\circ C$ to $+200^\circ C$
2N4858	HermeticTO-18	$-55^\circ C$ to $+200^\circ C$
X2N4858	Sorted Chip in Carriers	$-55^\circ C$ to $+200^\circ C$
2N4859	HermeticTO-18	$-55^\circ C$ to $+200^\circ C$
X2N4859	Sorted Chip in Carriers	$-55^\circ C$ to $+200^\circ C$
2N4860	HermeticTO-18	$-55^\circ C$ to $+200^\circ C$
X2N4860	Sorted Chip in Carriers	$-55^\circ C$ to $+200^\circ C$
2N4861	HermeticTO-18	$-55^\circ C$ to $+200^\circ C$
X2N4861	Sorted Chip in Carriers	$-55^\circ C$ to $+200^\circ C$



2N4856 - 2N4861

T-39-05

2N4856 - 2N4861

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

SYMBOL	PARAMETER	2N4856		2N4857		2N4858		2N4859		2N4860		2N4861		UNITS	TEST CONDITIONS
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
BV _{GSS}	Gate-Source Break-down Voltage	2N4856-58		-40		-40		-40		-40		-40		V	I _G = -1μA, V _{DS} = 0
		2N4859-61		-30		-30		-30		-30		-30			
I _{GSS}	Gate Reverse Current		-0.25		-0.25		-0.25							nA	V _{GS} = -20V, V _{DS} = 0
			-0.5		-0.5		-0.5							μA	V _{GS} = -20V, V _{DS} = 0 T _A = 150°C
								-0.25		-0.25		-0.25		nA	V _{GS} = -15V, V _{DS} = 0
								-0.5		-0.5		-0.5		nA	V _{GS} = -15V, V _{DS} = 0 T _A = 150°C
I _{D(off)}	Drain Cutoff Current		250		250		250		250		250		250	pA	V _{DS} = 15V, V _{GS} = -10V
			500		500		500		500		500		500	nA	T _A = 150°C
V _{GS(off)}	Gate-Source Cutoff Voltage	-4	-10	-2	-6	-0.8	-4	-4	-10	-2	-6	-0.8	-4	V	V _{DS} = 15V, I _D = 0.5nA
I _{DSS}	Saturation Drain Current (Note 1)	50		20	100	8	80	50		20	100	8	80	mA	V _{DS} = 15V, V _{GS} = 0
V _{DS(on)}	Drain-Source ON Voltage		0.75 (20)		0.50 (10)		0.50 (5)		0.75 (20)		0.50 (10)		0.50 (5)	V (mA)	V _{GS} = 0, I _D = ()
r _{DS(on)}	Drain-Source ON Resistance		25		40		60		25		40		60	ohm	V _{GS} = 0, I _D = 0 f = 1kHz
C _{iss}	Common-Source Input Capacitance		18		18		18		18		18		18	pF	V _{DS} = 0, V _{GS} = -10V (Note 2) f = 1MHz
C _{rss}	Common-Source Reverse Transfer Capacitance		8		8		8		8		8		8		
t _d	Turn-ON Delay Time (Note 2)		6		6		10		6		6		10	ns	V _{DD} = 10V, R _L = 464Ω (2N4856,59) 953Ω (2N4857,60) 1910Ω (2N4858,60) V _{GS(off)} = -10V, I _D = 20mA (2N4856,9) V _{GS(off)} = -6V, I _D = 10mA (2N4857,60) V _{GS(off)} = -4V, I _D = 5mA (2N4858,61)
t _r	Rise Time (Note 2)		3		4		10		3		4		10		
t _{off}	Turn-OFF Time (Note 2)		25		50		100		25		50		100		

- NOTES: 1. Pulse test required, width = 100μs, duty cycle ≤ 10%.
2. For design reference only, not 100% tested.

