RICHTEK®

4A, 2MHz, Synchronous Step-Down Converter

General Description

The RT8070 is a high efficiency synchronous, step-down DC/DC converter. Its input voltage range is from 2.7V to 5.5V and provides an adjustable regulated output voltage from 0.8V to 5V while delivering up to 4A of output current.

The internal synchronous low on-resistance power switches increase efficiency and eliminate the need for an external Schottky diode. The default switching frequency is set at 2MHz, if the RT pin is left open. It can also be varied from 200kHz to 2MHz by adding an external resistor. Current mode operation with external compensation allows the transient response to be optimized over a wide range of loads and output capacitors.

Ordering Information

RT8070

Package Type
 SP : SOP-8 (Exposed Pad-Option 2)
 QW : WDFN-8L 3x3 (W-Type)
 Lead Plating System
 Z : ECO (Ecological Element with Halogen Free and Pb free)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Features

- High Efficiency : Up to 95%
- Adjustable Frequency : 200kHz to 2MHz
- No Schottky Diode Required
- 0.8V Reference Allows Low Output Voltage
- Low Dropout Operation : 100% Duty Cycle
- Enable Function
- External Soft-Start
- Power Good Function
- RoHS Compliant and Halogen Free

Applications

- LCDTV and Monitor
- Notebook Computers
- Distributed Power Systems
- IP Phones
- Digital Cameras

Marking Information

RT8070ZSP



RT8070ZSP : Product Number YMDNN : Date Code

RT8070ZQW



25 : Product Code YMDNN : Date Code

RT8070



Pin Configurations

COMP SS COMP SS COMP COMP

SOP-8 (Exposed Pad)

(TOP VIEW)

COMP	1.	<u> </u>	8	PGOOD
SS	2	9	7	FB
EN	3	Ð	6	RT
VIN	4	9	5	LX
EN		° GND		RT

WDFN-8L 3x3

Typical Application Circuit





Table 1. Recommended Components Selection for $f_{SW} = 1MHz$

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	R _{COMP} (kΩ)	С _{СОМР} (pF)	L (μH)	C _{OUT} (μF)
3.3	75	24	33	560	2	22
2.5	51	24	22	560	2	22
1.8	30	24	15	560	1.5	22
1.5	21	24	13	560	1.5	22
1.2	12	24	11	560	1.5	22
1	6	24	8.2	560	1.5	22

Functional Pin Description

Pin	No.			
SOP-8 (Exposed Pad)	WDFN-8L 3x3	Pin Name	Pin Function	
1	1	COMP	Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. Connect external compensation elements to this pin to stabilize the control loop.	
2	2	SS	Soft-Start Control Input. Connect a capacitor from SS to GND to set the soft-start period. A 10nF capacitor sets the soft-start period to $800\mu s$ (typ.).	
3	3	EN	Enable Control Input. Float or connect this pin to logic high for enable. Connect to GND for disable.	
4	4	VIN	Power Input Supply. Decouple this pin to GND with a capacitor.	
5	5	LX	Internal Power MOSFET Switches Output. Connect this pin to the inductor.	
6	6	RT	Oscillator Resistor Input. Connect a resistor from this pin to GND sets the switching frequency. If this pin is floating, the frequency will be set at 2MHz internally.	
7	7	FB	Feedback. Receives the feedback voltage from a resistive divider connected across the output.	
8	8	PGOOD	Power Good Indicator. This pin is an open drain logic output that is pulled to ground when the output voltage is not within \pm 12.5% of regulation point.	
9 (Exposed Pad)	9 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.	

Function Block Diagram



Copyright ©2012 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Absolute Maximum Ratings (Note 1)

 Supply Input Voltage, VIN	$\begin{array}{l} -0.3 \text{V to } (\text{V}_{\text{IN}} + 0.3 \text{V}) \\ -5 \text{V to } 8.5 \text{V} \\ -0.3 \text{V to } (\text{V}_{\text{IN}} + 0.3 \text{V}) \end{array}$
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
SOP-8 (Exposed Pad)	
WDFN-8L 3x3	1.429W
Package Thermal Resistance (Note 2)	
SOP-8 (Exposed Pad), θ_{JA}	
SOP-8 (Exposed Pad), θ_{JC}	
WDFN-8L 3x3, θ _{JA}	70°C/W
WDFN-8L 3x3, θ _{JC}	8.2°C/W
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	–65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV

Recommended Operating Conditions (Note 4)

Supply Input Voltage, VIN	- 2.7V to 5.5V
Junction Temperature Range	 –40°C to 125°C
Ambient Temperature Range	40°C to 85°C

Electrical Characteristics

(V_{IN}\, = 3.3V, T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Feedback Reference Voltage	V _{REF}		0.784	0.8	0.816	V
DC Bias Current		Active, $V_{FB} = 0.78V$, Not Switching		460		۸
DC bias Current		Shutdown			10	μA
Output Voltage Line Regulation		V _{IN} = 2.7V to 5.5V		0.1		%/V
Output Voltage Load Regulation		0A < I _{LOAD} < 4A		0.25		%
Error Amplifier Trans-conductance	gm			400		μA/V
Current Sense Trans-resistance	R _T			0.3		Ω

RICHTEK


Param	eter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Switching Frequency			R _{OSC} = 300k	0.8	1	1.2	MHz	
Switching Freq	uency		Switching	0.2		2		
EN Input	Logic-High	VIH		1.6			V	
Voltage	Logic-Low	VIL				0.4	v	
Switch On-Res	istance, High	R _{DS(ON)} _P	$I_{LX} = 0.5A$		110	180	mΩ	
Switch On-Res	istance, Low	R _{DS(ON)_N}	$I_{LX} = 0.5A$		70	120	mΩ	
Peak Current L	imit	I _{LIM}		4.7	5.8		А	
Under Voltage Lockout			V _{IN} Rising		2.4		V	
Threshold			V _{IN} Falling		2.2		v	
RT Shutdown T	hreshold	V _{RT}	V _{RT} Rising		$V_{IN} - 0.7$	$V_{IN} - 0.4$	V	
Soft-Start Perio	d	t _{SS}	C _{SS} = 10nF		800		μS	
PGOOD Trip T	hreshold				87.5		%V _{OUT}	


Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


- Note 2. θ_{JA} is measured at $T_A = 25^{\circ}C$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.




Typical Operating Characteristics
















Reference Voltage vs. Temperature




Enable Voltage vs. Temperature



www.richtek.com

RICHTEK



Time (500µs/Div)

Time (250µs/Div)

Application Information

The basic IC application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by C_{IN} and C_{OUT} .

Main Control Loop

During normal operation, the internal upper power switch (P-MOSFET) is turned on at the beginning of each clock cycle. Current in the inductor increases until the peak inductor current reaches the value defined by the output voltage (V_{COMP}) of the error amplifier. The error amplifier adjusts its output voltage by comparing the feedback signal from a resistive voltage-divider on the FB pin with an internal 0.8V reference. When the load current increases, it causes a reduction in the feedback voltage relative to the reference. The error amplifier increases its output voltage until the average inductor current matches the new load current. When the upper power MOSFET shuts off, the lower synchronous power switch (N-MOSFET) turns on until the beginning of the next clock cycle.

Output Voltage Setting

The output voltage is set by an external resistive voltagedivider according to the following equation :

$$V_{OUT} = V_{REF} \times (1 + \frac{R1}{R2})$$

where V_{REF} equals to 0.8V typical.

The resistive voltage-divider allows the FB pin to sense a fraction of the output voltage as shown in Figure 1.




Figure 1. Setting the Output Voltage

Soft-Start

The IC contains an external soft-start clamp that gradually raises the output voltage. The soft-start timing is programmed by the external capacitor between SS pin and GND. The chip provides an internal 10µA charge current for the external capacitor. If 10nF capacitor is used to set the soft-start, the period will be 800µs (typ.).

Power Good Output


The power good output is an open-drain output and requires a pull up resistor. When the output voltage is 12.5% above or 12.5% below its set voltage, PGOOD will be pulled low. It is held low until the output voltage returns to within the allowed tolerances once more. During soft-start, PGOOD is actively held low and is only allowed to transition high when soft-start is over and the output voltage reaches 87.5% of its set voltage.

Operating Frequency

Selection of the operating frequency is a tradeoff between efficiency and component size. Higher frequency operation allows the use of smaller inductor and capacitor values. Lower frequency operation improves efficiency by reducing internal gate charge and switching losses but requires larger inductance and/or capacitance to maintain low output ripple voltage.

The operating frequency of the IC is determined by an external resistor , R_{OSC} , that is connected between the RT pin and ground. The value of the resistor sets the ramp current that is used to charge and discharge an internal timing capacitor within the oscillator. The practical switching frequency ranges from 200kHz to 2MHz. However, when the RT pin is floating, the internal frequency is set at 2MHz. Determine the RT resistor value by examining the curve below. Please notice the minimum on time is about 90ns.

RICHTEK



Inductor Selection

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current, DI_L , increases with higher V_{IN} and decreases with higher inductance

$$\Delta I_{L} = \left[\frac{V_{OUT}}{f \times L}\right] \left[1 - \frac{V_{OUT}}{V_{IN}}\right]$$

Having a lower ripple current reduces not only the ESR losses in the output capacitors but also the output voltage ripple. Highest efficiency operation is achieved by reducing ripple current at low frequency, but attaining this goal requires a large inductor.

For the ripple current selection, the value of $\Delta I_L = 0.4(I_{MAX})$ is a reasonable starting point. The largest ripple current occurs at the highest V_{IN}. To guarantee that the ripple current stays below a specified maximum value, the inductor value needs to be chosen according to the following equation :

$$L = \left[\frac{V_{OUT}}{f \times \Delta I_{L(MAX)}}\right] \left[1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right]$$

Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at V_{IN} large enough to damage the part.

Slope Compensation and Peak Inductor Current

Slope compensation provides stability in constant frequency architectures by preventing sub- harmonic oscillations at duty cycles greater than 50%. It is accomplished internally by adding a compensating ramp to the inductor current signal. Normally, the peak inductor current is reduced when slope compensation is added. For the IC, however, separated inductor current signal is used to monitor over current condition, so the maximum output current stays relatively constant regardless of the duty cycle.

Hiccup Mode Under Voltage Protection

A Hiccup Mode Under Voltage Protection (UVP) function is provided for the IC. When the FB voltage drops below half of the feedback reference voltage, V_{FB} , the UVP function is triggered to auto soft-start the power stage until this event is cleared. The Hiccup Mode UVP reduces the input current in short circuit conditions, but will not be triggered during soft-start process.

Under Voltage Lockout Threshold

The RT8070 includes an input under voltage lockout protection (UVLO) function. If the input voltage exceeds the UVLO rising threshold voltage, the converter will reset and prepare the PWM for operation. However, if the input voltage falls below the UVLO falling threshold voltage during normal operation, the device will stop switching. The UVLO rising and falling threshold voltage has a hysteresis to prevent noise caused reset.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The

RT8070



maximum power dissipation can be calculated by the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$


where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For SOP-8 (Exposed Pad) packages, the thermal resistance, θ_{JA} , is 75°C/W on a standard JEDEC 51-7 four-layer thermal test board. For WDFN-8L 3x3 packages, the thermal resistance, θ_{JA} , is 70°C/W on a standard JEDEC 51-7 four-layer thermal resistance, θ_{JA} , is 70°C/W on a standard JEDEC 51-7 four-layer thermal resistance, θ_{JA} , is 70°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $T_A = 25$ °C can be calculated by the following formulas :

 $P_{D(MAX)}$ = (125°C - 25°C) / (75°C/W) = 1.333W for SOP-8 (Exposed Pad) package

 $P_{D(MAX)}$ = (125°C - 25°C) / (70°C/W) = 1.429W for WDFN-8L 3x3 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . The derating curves in Figure 3 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.







Layout Considerations

Follow the PCB layout guidelines for optimal performance of the IC.

- Connect the terminal of the input capacitor(s), C_{IN}, as close to the VIN pin as possible. This capacitor provides the AC current into the internal power MOSFETs.
- LX node experiences high frequency voltage swings so should be kept within a small area.
- Keep all sensitive small signal nodes away from the LX node to prevent stray capacitive noise pick up.
- Connect the FB pin directly to the feedback resistors. The resistive voltage divider must be connected between V_{OUT} and GND.











Outline Dimension




Symbol		Dimensions I	n Millimeters	Dimension	s In Inches
Sym	001	Min	Мах	Min	Max
A		4.801	5.004	0.189	0.197
В		3.810	4.000	0.150	0.157
С		1.346	1.753	0.053	0.069
D		0.330	0.510	0.013	0.020
F		1.194	1.346	0.047	0.053
н		0.170	0.254	0.007	0.010
I		0.000	0.152	0.000	0.006
J		5.791	6.200	0.228	0.244
М		0.406	1.270	0.016	0.050
Option 1	Х	2.000	2.300	0.079	0.091
Option 1	Y	2.000	2.300	0.079	0.091
Ontion 2	Х	2.100	2.500	0.083	0.098
Option 2	Y	3.000	3.500	0.118	0.138

8-Lead SOP (Exposed Pad) Plastic Package

RT8070





DETAIL A Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions	n Millimeters	Dimensions In Inches		
Symbol	Min Max		Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.200	0.300	0.008	0.012	
D	2.950	3.050	0.116	0.120	
D2	2.100	2.350	0.083	0.093	
E	2.950	3.050	0.116	0.120	
E2	1.350	1.600	0.053	0.063	
е	0.6	650	0.0)26	
L	0.425	0.525	0.017	0.021	

W-Type 8L DFN 3x3 Package

Richtek Technology Corporation

5F, No. 20, Taiyuen Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.