

#### MxL83435 and MxL83436

65Mbps Quad RS-485/422 Receiver with High IEC ESD and EFT Data Sheet

# **General Description**

The MxL83435 and MxL83436 are a family of monolithic quadruple differential line RS-485/RS-422 receivers that support communication up to 65Mbps in harsh industrial environments. The bus pins tolerate IEC electrical fast transients (EFT), IEC electrostatic discharge (ESD), offer a wide input voltage range, and input hysteresis.

Guaranteed low propagation delays and channel-to-channel and part-to-part propagation delay skews ensure maximum system performance.

A wide range of product options offers designers optimized solutions for their system. The four product offerings include two package options and two enable configurations to choose from. These options coupled with wide power supply range support (from 3.3V to 5V) provide a versatile portfolio that you can use in applications ranging from high-speed motor drives to wireless infrastructure and building automation. The integration of four receiver channels into compact TSSOP or NSOIC packages makes these products well suited for space-constrained enclosures that require robust, high-performance communication.

The MxL83435 device offers global enable pins, which allow all four channels to be enabled or disabled simultaneously. The MxL83436 device provide paired enable pins, allowing for the flexibility to control two channels at a time. Industry standard footprint and pinout ensure seamless compatibility for existing designs.

#### **Features**

- Meets or exceeds the requirements of the TIA/EIA-485A and EIA/TIA-422B standards
- Supply voltage from 3.3V to 5V
- Extended operating temperature range from –40°C to 125°C
- Extended operation common-mode range of ±15V
- Fail-safe open receiver (Rx) inputs
- 1/4 unit load (128 bus nodes)
- Available in global or paired enable configurations
- High-data rates up to 65Mbps
- Glitch-free power-up/power-down for hot swap capability
- Low channel-to-channel propagation delay skew
- Robust system protection:
  - **±**4kV EFT (*IEC 61000-4-4*)
  - ±12kV ESD Contact (IEC 61000-4-2)
  - ±15kV ESD Human Body Model

# **Applications**

- Industrial and process control equipment
- Level translators
- Telecommunication equipment
- High-performance motor drives
- Smart Grid
- Industrial transport




Figure 1: Typical Application Schematic

ii

# **Revision History**

| Document No. | Release Date   | Change Description |
|--------------|----------------|--------------------|
| 249DSR00     | March 10, 2025 | Initial release.   |

# **Table of Contents**

| General Description   | i  |
|---|----|
| Features  | i  |
| Applications  | i  |
| Specifications  | 1  |
| Absolute Maximum Ratings  | 1  |
| ESD and EFT Ratings   | 1  |
| Thermal Information   | 2  |
| Recommended Operating Conditions                                  | 2  |
| Electrical Characteristics  | 3  |
| Receiver Switching Characteristics—MxL83435 and MxL83436 (65Mbps) | 4  |
| Test Circuits and Timing Diagrams                                 | 5  |
| Function Tables   | 8  |
| Pin Information   | 9  |
| Pin Descriptions  | 9  |
| Application Information   | 10 |
| ESD Protection (IEC 61000-4-2)                                    | 10 |
| Electrical Fast Transient Protection                              | 10 |
| 128 Receivers on the Bus  | 10 |
| Standard Fail-Safe Receivers                                      | 10 |
| Global Enable and Paired Enable Configurations                    | 10 |
| Low Propagation Delay and Skew                                    | 11 |
| Multi-Protocol Receive Mode Support                               | 11 |
| Mechanical Dimensions   | 13 |
| NSOIC16   | 13 |
| TSSOP16   | 14 |
| Ordering Information  | 15 |

# List of Figures

| Figure 1: Typical Application Schematic   | i  |
|---|----|
| Figure 2: Receiver DC Test Circuit  | 5  |
| Figure 3: Receiver Propagation Delay Test Circuit and Timing Diagram                | 5  |
| Figure 4: Receiver Enable and Disable Times Test Circuit and Timing Diagram for REb | 6  |
| Figure 5: Output Current vs Output Low Voltage                                      | 7  |
| Figure 6: Output Current vs Output High Voltage                                     | 7  |
| Figure 7: Output Low Voltage vs Temperature   | 7  |
| Figure 8: Output High Voltage vs Temperature  | 7  |
| Figure 9: Supply Current vs. Temperature  | 7  |
| Figure 10: Propagation Delay vs. Temperature  | 7  |
| Figure 11: Pin Configuration  | 9  |
| Figure 12: Multi-Protocol Receive Mode Support Case 1                               | 11 |
| Figure 13: Application Block Diagram of Multi-Protocol Receive Mode                 | 12 |
| Figure 14: Multi-Protocol Receive Mode Support Case 2 (Logic Inversion)             | 12 |
| Figure 15: Multi-Protocol Receive Mode Support Case 3a                              | 12 |
| Figure 16: Multi-Protocol Receive Mode Support Case 3b                              | 12 |
| Figure 17: Mechanical Dimensions—NSOIC16  | 13 |
| Figure 18: Mechanical Dimensions—TSSOP16  | 14 |

# List of Tables

| Table 1: Absolute Maximum Ratings  | 1  |
|--|----|
| Table 2: ESD and EFT Ratings   | 1  |
| Table 3: Thermal Information   |    |
| Table 4: Power Dissipation   | 2  |
| Table 5: Recommended Operating Conditions  |    |
| Table 6: Receiver DC Characteristics   | 3  |
| Table 7: Receiver Switching Characteristics (65Mbps)                                       | 4  |
| Table 8: Receiver Enable Logic Configuration (MxL83435)                                    | 8  |
| Table 9: Receiver Enable Logic Configuration (MxL83436)                                    | 8  |
| Table 10: General Configuration  | 8  |
| Table 11: Pin Assignments  | 9  |
| Table 12: Multi-Protocol Receive Mode with various TTL, CMOS, LVTTL, or LVCMOS Level Input | 11 |
| Table 13: Multi-Protocol Receive Mode Data Rate Support                                    | 12 |
| Table 14: Ordering Information   | 15 |

# **Specifications**

# **Absolute Maximum Ratings**

**Important:** Stresses beyond absolute maximum ratings listed in Table 1 may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

**Table 1: Absolute Maximum Ratings** 

| Parameter                                   | Minimum | Maximum               | Units |
|---|---------|-----------------------|-------|
| Supply Voltage (V <sub>CC</sub> )           | -0.3    | 6                     | V     |
| Control Input Voltage (RE, REb, RE12, RE34) | -0.3    | V <sub>CC</sub> + 0.3 | V     |
| Receiver Input Voltage (AX, BX)             | -25     | 25                    | V     |
| Receiver Output Voltage (RX)                | -0.3    | V <sub>CC</sub> + 0.3 | V     |
| Receiver Output Short-Circuit Current       | -40     | 40                    | mA    |
| Maximum Storage Temperature                 | -65     | 150                   | °C    |

## **ESD** and **EFT** Ratings

Table 2: ESD and EFT Ratings

| Parameter  | Limit | Units |
|--|-------|-------|
| HBM - Human Body Model (pins AX and BX)                  | ±15   | kV    |
| IEC 61000-4-2 Airgap Discharge (pins AX and BX)          | ±16   | kV    |
| IEC 61000-4-2 Contact Discharge (pins AX and BX)         | ±12   | kV    |
| IEC 61000-4-4 Electrical Fast Transient (pins AX and BX) | ±4    | kV    |

### Thermal Information

**Table 3: Thermal Information** 

| Symbol        | Thermal Metric                         | NSOIC16 | TSSOP16 | Units |
|---------------|--|---------|---------|-------|
| $\theta_{JA}$ | Junction-to-Ambient Thermal Resistance | 60.10   | 85.38   | °C/W  |
| $\Psi_{JT}$   | Thermal Metric                         | 3.56    | 1.60    | °C/W  |
| $\Psi_{JB}$   | Junction-to-Board, at Tab              | 41.13   | 58.77   | °C/W  |
| $\theta_{JB}$ | Junction-to-Board                      | 42.46   | 59.94   | °C/W  |
| $\theta_{JC}$ | Junction-to-Case Thermal Resistance    | 29.32   | 32.01   | °C/W  |

Note: JESD51-5 (4-Layer) PCB.

**Table 4: Power Dissipation** 

| Parameter | Description  | Minimum | Typical | Maximum | Unit |
|-----------|--|---------|---------|---------|------|
|           | All receivers—DISABLE (RE = 0V, REb = $V_{CC}$ for MxL83435) (RE12 = RE34 = 0V for MxL83436) $V_{CC}$ = 5.5V, $T_A$ = 125C, 50% duty cycle square wave at 65Mbps with $ V_{ID} $ = 3V.       | -       | 20      | -       | mW   |
| PD        | All receivers—ENABLE (RE = $V_{CC}$ , REb = 0V for MxL83435) (RE12 = RE34 = $V_{CC}$ for MxL83436) $V_{CC}$ = 5.5V, $T_A$ = 125C, 50% duty cycle square wave at 65Mbps with $ V_{ID} $ = 3V. | -       | 120     | -       | mW   |

# **Recommended Operating Conditions**

**Table 5: Recommended Operating Conditions** 

| Symbol          | Parameter  | Minimum | Maximum | Units |
|-----------------|--|---------|---------|-------|
| V <sub>CC</sub> | Supply Voltage   | 3.0     | 5.5     | V     |
| V <sub>IH</sub> | High Level Input Voltage (RE, REb, RE12, RE34)                           | 2.0     | -       | V     |
| V <sub>IL</sub> | Low Level Input Voltage (RE, REb, RE12, RE34)                            | -       | 0.8     | V     |
| V <sub>CM</sub> | Extended Operational Common-Mode Input Voltage ( $V_{CC} = 4.5 - 5.5V$ ) | -15     | 15      | V     |
| V <sub>CM</sub> | Extended Operational Common-Mode Input Voltage ( $V_{CC} = 3.0 - 5.5V$ ) | -7      | 12      | V     |
| T <sub>A</sub>  | Operating Ambient Temperature  | -40     | 125     | °C    |

#### **Electrical Characteristics**

Unless otherwise noted, VCC = 3V to 5.5V, ambient temperature  $T_{MIN} < T_A < TM_{AX}$ . Typical values are at  $V_{CC} = 3.3V$ , ambient temperature  $T_A = 25$ °C. The specifications apply over the full operating range from -40°C to 125°C unless otherwise noted.

**Table 6: Receiver DC Characteristics** 

| Symbol            | Parameter                               | Conditions   | Min                   | Тур | Max             | Units |
|-------------------|---|--|-----------------------|-----|-----------------|-------|
|                   |   | V <sub>CC</sub> = 0 or 5.5V, V <sub>I</sub> = 12V                | -                     | 140 | 250             | μА    |
|                   |   | $V_{CC} = 0 \text{ or } 5.5V, V_I = -7V$                         | -200                  | 115 | -               | μА    |
| I <sub>I</sub>    | Receiver Input Current (AX, BX)         | V <sub>CC</sub> = 0 or 5.5V, V <sub>I</sub> = 15V                | -                     | 200 | 300             | μА    |
|                   |   | V <sub>CC</sub> = 0 or 5.5V, V <sub>I</sub> = -15V               | -350                  | 220 | -               | μА    |
| R <sub>IN</sub>   | Receiver Input Resistance               | −15V ≤ V <sub>A/B</sub> ≤ 15V, ΔV/ΔI, power on or off            | 48                    | -   | -               | kΩ    |
|                   |   | For 3V ≤ V <sub>CC</sub> ≤ 5.5V:                                 | -                     | -   | 0.2             | V     |
| V                 | Receiver Positive-going Input Threshold | Over common-mode range from –7V to 12V                           |                       |     |                 |       |
| V <sub>TH+</sub>  | Receiver Fositive-going input Threshold | For 4.5V ≤ V <sub>CC</sub> ≤ 5.5V:                               | -                     | -   | 0.3             | V     |
|                   |   | Over common-mode range from –15V to 15V                          |                       |     |                 |       |
|                   |   | For 3V ≤ V <sub>CC</sub> ≤ 5.5V:                                 | -0.2                  | -   | -               | V     |
| $V_{TH-}$         | Receiver Negative-going Input           | Over common-mode range from –7V to 12V                           |                       |     |                 |       |
| VIH-              | Threshold                               | For 4.5V ≤ V <sub>CC</sub> ≤ 5.5V:                               | -0.3                  | -   | -               | V     |
|                   |   | Over common-mode range from -15V to 15V                          |                       |     |                 |       |
| V <sub>HYS</sub>  | Input Hysteresis                        | Over common-mode range from -15V to 15V                          | -                     | 120 | -               | mV    |
|                   | Logic Inputs and Receiver Outputs       |  |                       |     | 1               |       |
| V <sub>IL</sub>   | Input Logic Threshold Low               | RE, REb, RE12, RE34  | -                     | -   | 0.8             | V     |
| V <sub>IH</sub>   | Input Logic Threshold High              | RE, REb, RE12, RE34  | 2.0                   | -   | V <sub>CC</sub> | V     |
| V <sub>IHYS</sub> | Input Logic Hysteresis                  | RE, REb, RE12, RE34  | -                     | 100 | -               | mV    |
| I <sub>IL</sub>   | Logic Input Current                     | RE, RE12, RE34 (pull-down)                                       | -1                    | -   | 100             | μΑ    |
| 'IL               | Logic input current                     | REb (pull-up)  | -100                  | -   | 1               | μА    |
|                   | Output High Voltage                     | $I_{OH} = -4mA$ , $V_{ID} = 200mV$ ,                             | V <sub>CC</sub> - 0.6 | -   | -               | V     |
| $V_{OH}$          |   | $3V \le V_{CC} \le 5.5V$   |                       |     |                 |       |
| <b>O</b>          | . 0                                     | $I_{OH} = -8mA, V_{ID} = 200mV,$<br>4.5V $\leq V_{CC} \leq 5.5V$ | V <sub>CC</sub> – 0.6 | -   | -               | V     |
|                   |   | I <sub>OL</sub> = 4mA, V <sub>ID</sub> = -200mV,                 | -                     | 0.2 | 0.4             | V     |
| $V_{OL}$          | Output Low Voltage                      | $3V \le V_{CC} \le 5.5V$   |                       |     |                 |       |
|                   | Output Low Voltage                      | $I_{OL} = 8mA, V_{ID} = -200mV,$                                 | -                     | 0.2 | 0.4             | V     |
|                   |   | $4.5V \le V_{CC} \le 5.5V$                                       |                       |     |                 |       |
| I <sub>OZR</sub>  | Output High-Impedance Current           | $0 \le V_{RO} \le 5.5V$ , RE, RE12, RE34 = 0V,                   | -1                    | -   | 1               | μА    |
|                   |   | REb = V <sub>CC</sub>  |                       |     |                 |       |
|                   | Device                                  |  |                       |     |                 |       |
| $I_{CC}$          | Supply Current                          | RE, RE12, RE34 = $V_{CC}$ or REb = GND                           | -                     | 3.0 | 7               | mA    |

March 10, 2025 249DSR00 3

# Receiver Switching Characteristics—MxL83435 and MxL83436 (65Mbps)

Unless otherwise noted,  $V_{CC}$  = 3V to 5.5V, ambient temperature  $T_{MIN}$  <  $T_A$  <  $TM_{AX}$ . Typical values are at  $V_{CC}$  = 3.3V, ambient temperature  $T_A$  = 25°C. The specifications apply over the full operating range from -40°C to 125°C unless otherwise noted.

**Table 7:** Receiver Switching Characteristics (65Mbps)

| Symbol                                | Parameter                              | Conditions   | Min | Тур | Max | Units |
|---------------------------------------|--|--|-----|-----|-----|-------|
| -                                     | Maximum Data Rate                      | V <sub>ID</sub>   = 1.5V, C <sub>L</sub> = 15pF                      | 65  | -   | -   | Mbps  |
| t <sub>RPLH</sub> , t <sub>RPHL</sub> | Receiver Propagation Delay             | $ V_{ID}  = 1.5V$ , $C_L = 15pF$ (Figure 3 on page 5).               | -   | 7.5 | 16  | ns    |
| t <sub>RPHL</sub> - t <sub>RPLH</sub> | Receiver Skew                          |  | -   | 0.3 | 1   | ns    |
| t <sub>r</sub>                        | Receiver Output Rise/Fall Time         | V <sub>ID</sub>   = 1.5V, C <sub>L</sub> = 15pF                      | -   | 2   | 5   | ns    |
| t <sub>f</sub>                        | receiver Output Nise/i all Time        | V D  = 1.3V, OL = 13pi   |     | 2   | 5   | ns    |
| t <sub>SK(C-C)</sub>                  | Channel-to-Channel Delay Skew          | V <sub>ID</sub>   = 1.5V, C <sub>I</sub> = 15pF, same supply voltage |     | -   | 2   | ns    |
| t <sub>SK(P-P)</sub>                  | Part-to-Part Propagation Delay Skew    | and operating temperature.   | -   | -   | 4.5 | ns    |
| t <sub>RHZ</sub>                      | Receiver Disable Time from Output High |  |     | 8   | 25  | ns    |
| t <sub>RLZ</sub>                      | Receiver Disable Time from Output Low  | $C_1 = 15$ pF, $R_1 = 1$ k $\Omega$ (Figure 4 on page 6).            | -   | 8   | 25  | ns    |
| t <sub>RZH</sub>                      | Receiver Enable Time to Output High    | Topi, it inset i iguie 4 on page o).                                 | -   | 9   | 30  | ns    |
| t <sub>RZL</sub>                      | Receiver Enable Time to Output Low     |  | -   | 9   | 30  | ns    |

# **Test Circuits and Timing Diagrams**




Figure 2: Receiver DC Test Circuit




Figure 3: Receiver Propagation Delay Test Circuit and Timing Diagram

Note:  $C_L$  includes probe and trace capacitance.

6




Figure 4: Receiver Enable and Disable Times Test Circuit and Timing Diagram for REb

Note: C<sub>L</sub> includes probe and trace capacitance.

# **Typical Performance Characteristics**




Figure 5: Output Current vs Output Low Voltage




Figure 6: Output Current vs Output High Voltage




Figure 7: Output Low Voltage vs Temperature




Figure 8: Output High Voltage vs Temperature




Figure 9: Supply Current vs. Temperature




Figure 10: Propagation Delay vs. Temperature

# **Function Tables**

Table 8: Receiver Enable Logic Configuration (MxL83435)

| Receiver Enable |      |         |        |        |        |  |
|-----------------|------|---------|--------|--------|--------|--|
| Inp             | outs | Outputs |        |        |        |  |
| RE              | REb  | R1      | R2     | R3     | R4     |  |
| 0               | 0    | Enable  | Enable | Enable | Enable |  |
| 0               | 1    | High-Z  | High-Z | High-Z | High-Z |  |
| 1               | 0    | Enable  | Enable | Enable | Enable |  |
| 1               | 1    | Enable  | Enable | Enable | Enable |  |

Table 9: Receiver Enable Logic Configuration (MxL83436)

| Receiver Enable |      |         |        |        |        |
|-----------------|------|---------|--------|--------|--------|
| Inp             | outs | Outputs |        |        |        |
| RE12            | RE34 | R1      | R2     | R3     | R4     |
| 0               | 0    | High-Z  | High-Z | High-Z | High-Z |
| 0               | 1    | High-Z  | High-Z | Enable | Enable |
| 1               | 0    | Enable  | Enable | High-Z | High-Z |
| 1               | 1    | Enable  | Enable | Enable | Enable |

**Table 10:** General Configuration

| Differential V <sub>ID</sub> =  V <sub>Ax</sub> -V <sub>Bx</sub> | RE/REb/RE12/RE34 | Rx Output |
|--|------------------|-----------|
| $V_{ID} \ge V_{TH+}$   | Enabled          | Н         |
| $V_{TH-} \le V_{ID} \le V_{TH+}$                                 | Enabled          | Undefined |
| $V_{ID} \le V_{TH}$  | Enabled          | L         |
| Open   | Enabled          | Н         |
| X  | Disabled         | High-Z    |

# Pin Information




Figure 11: Pin Configuration

# Pin Descriptions

**Table 11: Pin Assignments** 

| Pin Number | Pin Name |          | Function  |  |
|------------|----------|----------|---|--|
| Pin Number | MxL83435 | MxL83436 |   |  |
| 1          | B1       | B1       | Inverting receiver input.   |  |
| 2          | A1       | A1       | Non-inverting receiver input.   |  |
| 3          | R1       | R1       | Receiver output. For detailed functionality, see Table 10 on page 8.  |  |
| 4          | RE       | RE12     | Active-High receiver output enable.   |  |
|            |          |          | ■ RE (MxL83435): Enables all four channels. Internal weak pull-down resistor.   |  |
|            |          |          | ■ RE12 (MxL83436): Enables channels 1 and 2. Internal weak pull-down resistor.  |  |
|            |          |          | For detailed functionality, see Table 8 on page 8 and Table 9 on page 8.  |  |
| 5          | R2       | R2       | Receiver output. For detailed functionality, see Table 10 on page 8.  |  |
| 6          | A2       | A2       | Non-inverting receiver input.   |  |
| 7          | B2       | B2       | Inverting receiver input.   |  |
| 8          | GND      | GND      | Ground.   |  |
| 9          | B3       | B3       | Inverting receiver input.   |  |
| 10         | A3       | A3       | Non-inverting receiver input.   |  |
| 11         | R3       | R3       | Receiver output. For detailed functionality, see Table 10 on page 8.  |  |
| 12         | REb      | RE34     | <ul> <li>REb (MxL83435): Active-Low enable. Enables all four channels. Internal weak pull-up resistor.</li> <li>RE34 (MxL83436): Active-High enable. Enables channels 3 and 4. Internal weak pull-down resistor.</li> <li>For detailed functionality, see Table 8 on page 8 and Table 9 on page 8.</li> </ul> |  |
| 13         | R4       | R4       | Receiver output. For detailed functionality, see Table 10 on page 8.  |  |
| 14         | A4       | A4       | Non-inverting receiver input.   |  |
| 15         | B4       | B4       | Inverting receiver input.   |  |
| 16         | VCC      | VCC      | System power supply input.  |  |

# **Application Information**

The MxL83435 and MxL83436 are a family of monolithic quadruple differential line RS-485/RS-422 receivers that meet the necessary requirements for *TIA/EIA-485-A* and *TIA/EIA-422-B* serial interface standards. These devices are suitable for different applications ranging from high-speed motor drives to wireless infrastructure and building automation. The MxL83435 and MxL83436 devices are excellent choices for all space-constrained applications that require robust, high-performance communication, high immunity to electrical fast transient (EFT) protection (*IEC 61000-4-4*), and electrostatic discharge (ESD) protection (*IEC61000-4-2*).

This family has an extended common-mode range of –15V to 15V to accommodate ground potential differences between receiver nodes. These devices can operate with a wide supply voltage range from 3V to 5.5V and operate up to 65Mbps in operation temperature range only from –40 to 125.

## ESD Protection (IEC 61000-4-2)

The *IEC 61000-4-2* standard covers ESD testing and performance of finished equipment. However, it does not refer to integrated circuits. The MxL83435 and MxL83436 devices help you design equipment to meet IEC 61000-4-2 without the need for additional ESD-protection components.

ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. MaxLinear develops state-of-the-art structures employed on the bus pins to protect the device and the rest of the system against ESD damage during operation.

The receiver inputs of the MxL83435 and MxL83436 devices are specifically designed and characterized to provide high levels of system ESD protection.

#### **Electrical Fast Transient Protection**

Inductive loads such as relays, switch contractors, or industrial motors can create high-frequency bursts during their operations. Electrical fast transient (EFT) tests evaluate immunity of electrical and electronic equipment when subjected to repetitive electrical fast transient or bursts. The MxL83435 and MxL83436 devices are designed and qualified to a high level of EFT protection.

#### 128 Receivers on the Bus

The standard RS-485 receiver input impedance is  $12k\Omega$  (1 unit load), and the standard driver can drive up to 32 unit loads (UL). The MxL83435 and MxL83436 receivers have a ¼-unit load receiver input impedance of  $48k\Omega$ , allowing up to 128 receivers to be connected in parallel on the bus line

#### Standard Fail-Safe Receivers

The receiver inputs of the MxL83435 and MxL83436 devices guarantee to produce a logic-high output when the inputs are open-circuited (no termination resistor between inputs A and B). However, when the bus is terminated and the transmitters are disabled, the differential voltage between inputs A and B falls into the *undetermined* zone (–200mV  $\leq$  V\_AB  $\leq$  200mV). Consequently, the output becomes undefined. To properly maintain a fail-safe receiver output with a terminated bus line, input A must be biased at least 200mV above input B for the receiver output to produce a logic high for the standard fail-safe receiver.

For more information about the differences between standard and advanced RS-485/RS-422 fail-safe receivers, refer to the RS-485 Advanced Fail-Safe Feature Application Note (291AN).

# Global Enable and Paired Enable Configurations

The MxL83435 device offers a global enable configuration. All four receiver outputs are enabled simultaneously when RE =  $V_{CC}$  or REb = GND.

When REb =  $V_{CC}$  and RE = GND, all four receiver outputs are in high impedance state.

The MxL83436 device offers a paired enable configuration. RE12 =  $V_{CC}$  enables channel 1 and channel 2 receivers. RE34 =  $V_{CC}$  enables channel 3 and channel 4 receivers. When RE12 = RE34 = GND, all outputs are disabled and all four receiver outputs are in high impedance state.

For more information about configuration, see Table 8 on page 8 and Table 9 on page 8.

10

### **Enhanced Receiver Noise Immunity**

The MxL83435 and MxL83436 differential receivers feature a fully symmetrical threshold to maintain duty cycle of the signal even with small amplitude input signals. With a large receiver hysteresis, these devices can provide additional noise immunity over standard RS-485/RS-422 receivers, preventing high frequency noise pulses from the RS-485/RS-422 bus from appearing on the receiver outputs.

# Low Propagation Delay and Skew

The MxL83435 and MxL83436 devices provide low propagation delays, low channel-to-channel skews, and low device-to-device skews, even between devices from different manufacturing lots. This feature allows multiple channels and devices to receive communication data with minimal skew with respect to each other.

Channel-to-channel skew ( $t_{SK(C-C)}$ ) is defined as the difference between the maximum channel delay and minimum channel delay measured across all four channels within a single device keeping the same power supply, same input signal ( $V_{ID}$  and  $V_{CM}$ ) and same operating temperature.

Part-to-part skew  $(t_{SK(P-P)})$  is defined as the difference between the maximum channel delay and minimum channel delay measured across the devices from different manufacturing lots keeping the same power supply, same input signal  $(V_{ID}$  and  $V_{CM})$  and same operating temperature.

# Multi-Protocol Receive Mode Support

When communication is required between systems that support different interfaces, you can use the MxL83435 and MxL83436 receivers as a translation device to bridge between multiple interfaces. The following cases are possible usage between the host transmitter and the MxL83435 and MxL83436 receiver.

# Case 1: Single-ended driver (TTL, CMOS, LVTTL, or LVCMOS) to TTL level logic output

The MxL83435 and MxL83436 devices can receive single-ended data from standard high-speed TTL, CMOS, LVTTL, or LVCMOS output driver. This is accomplished by tying one of the inputs to a fixed bias voltage at V<sub>CC</sub>/2 and connecting the other input to the single-ended driver output. In this application, the MxL83435 and MxL83436 receivers act as a level shifter to convert variable-level signal input into TTL-level logic output. The receiver trip point can be adjusted to accommodate different driver output swings by changing the resistor divider at the bias input. Figure 12 shows the single-ended receiver configuration with driver from TTL, CMOS, LVTTL, or LVCMOS as output and receiver connected via a short PCB trace to non-inverting input A (+). The 4.7K resistors act as a voltage divider to set the inverting input B (-) at  $V_{CC}/2$ .




Figure 12: Multi-Protocol Receive Mode Support
Case 1

Table 12: Multi-Protocol Receive Mode with various TTL, CMOS, LVTTL, or LVCMOS Level Input

|     | iver<br>c(V) | Input B (-)<br>Bias at<br>V <sub>CC</sub> /2 | Input A(+)<br>Connect to Driver<br>Output | 5V<br>Output R<br>(TTL) | 3.3V<br>Output R<br>(LVTTL) |
|-----|--------------|--|---|-------------------------|-----------------------------|
| 5.0 | V            | 2.5V   | TTL/CMOS<br>(74ALS125,<br>74AC125)        | TTL output              | LVTTL output                |
| 3.6 | SV           | 1.8V   | LVTTL<br>(74LV125)                        | TTL output              | LVTTL output                |
| 3.3 | 3V           | 1.65V  | LVCMOS<br>(74LVC125)                      | TTL output              | LVTTL output                |




Figure 13: Application Block Diagram of Multi-Protocol Receive Mode

#### Case 2: Logic inversion to TTL level output

The MxL83435 or the MxL83436 receiver can be configured as a logic inverter for standard high-speed output driver. In this configuration, the input signal can be connected to inverting input B with voltage divider network connected to non-inverting input A.




Figure 14: Multi-Protocol Receive Mode Support Case 2 (Logic Inversion)

#### Case 3: Single-ended RS-232 driver output to TTL level logic output (translation of RS-232 signal to TTL's level)

A single-ended RS-232 driver output can be converted to TTL level logic output by using the MxL83435 or MxL83436 as a receiver. The RS-232 driver typically has single-ended output swing from -5.5V to +5.5V and can be directly connected into terminal A with terminal B which connects to GND. This configuration supports conversion of RS-232 driver up to approximately 3Mbps.




Figure 15: Multi-Protocol Receive Mode Support Case 3a

In some cases, the RS-232 driver output levels can be as high as ±15V. The MxL83435 and MxL83436 receiver inputs can tolerate up to ±15V with the maximum supported data rate of 250Kbps. To achieve higher data rates at ±15V, a resistor divider network with  $2k\Omega$  and  $3k\Omega$  resistors provides the required attenuation to satisfy the requirements listed in Table 13. It attenuates the RS-232 signal by 40%, reducing the output level from ±15V to ±9V. It allows conversion of the RS-232 driver output up to 1.5Mbps.




Figure 16: Multi-Protocol Receive Mode Support Case 3b

The following table lists the maximum data rate supported for multi-protocol receive mode operations.

Table 13: Multi-Protocol Receive Mode Data Rate Support

| Device   | Multi-Protocol Receive<br>Mode Input Voltage | Maximum Data Rate<br>Achievable <sup>1</sup> |  |  |
|----------|--|--|--|--|
|          | ±0.5V  | 12Mbps                                       |  |  |
|          | ±1.0V  | 32Mbps                                       |  |  |
|          | ±1.5V  | 32Mbps                                       |  |  |
|          | ±2.0V  | 25Mbps                                       |  |  |
| MxL83435 | ±3.0V  | 15Mbps                                       |  |  |
| and      | ±5.0V  | 4Mbps  |  |  |
| MxL83436 | ±7.0V  | 2Mbps  |  |  |
|          | ±9.0V  | 1.5Mbps                                      |  |  |
|          | ±11.0V                                       | 1Mbps  |  |  |
|          | ±13.0V                                       | 750Kbps                                      |  |  |
|          | ±15.0V                                       | 250Kbps                                      |  |  |

<sup>1.</sup> These values are representative performance of a typical device with duty cycle of 60/40 percent under typical operating condition.

13

### **Mechanical Dimensions**

### NSOIC16




Figure 17: Mechanical Dimensions—NSOIC16

#### TSSOP16




Figure 18: Mechanical Dimensions—TSSOP16

# Ordering Information

**Table 14: Ordering Information** 

| Ordering Part Number | Data Rate (Mbps) | Enables | Operating Temperature Range | Package | Packaging     |
|----------------------|------------------|---------|-----------------------------|---------|---------------|
| MXL83435E-ADA-R      | 65               | Global  | -40°C to 125°C              | NSOIC16 | Tape and Reel |
| MXL83435E-AGA-R      | 65               | Global  | -40°C to 125°C              | TSSOP16 | Tape and Reel |
| MXL83436E-ADA-R      | 65               | Paired  | -40°C to 125°C              | NSOIC16 | Tape and Reel |
| MXL83436E-AGA-R      | 65               | Paired  | -40°C to 125°C              | TSSOP16 | Tape and Reel |

**Note:** For more information about part numbers, as well as the most up-to-date ordering information and additional information on environmental rating, go to <a href="https://www.maxlinear.com/MxL83435">www.maxlinear.com/MxL83435</a> and <a href="https://www.maxlinear.com/MxL83435">www.maxlinear.com/MxL83435</a>.



MaxLinear, Inc. 5966 La Place Court, Suite 100 Carlsbad, CA 92008 760.692.0711 760.444.8598

www.maxlinear.com

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this document. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

EXCEPT AS OTHERWISE PROVIDED EXPRESSLY IN WRITING BY MAXLINEAR, AND TO THE MAXIMUM EXTENT PERMITTED BY LAW: (A) THE MAXLINEAR PRODUCTS ARE PROVIDED ON AN "AS IS" BASIS WITHOUT REPRESENTATIONS OR WARRANTIES OF ANY KIND, INCLUDING WITHOUT LIMITATION ANY IMPLIED OR STATUTORY WARRANTIES AND ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT, OR TITLE; AND (B) MAXLINEAR DOES NOT GUARANTEE THAT THE PRODUCTS WILL BE FREE OF ERRORS OR DEFECTS. MAXLINEAR PRODUCTS SHOULD NOT BE USED IN ANY EMERGENCY, SECURITY, MILITARY, LIFE-SAVING, OR OTHER CRITICAL USE CASE WHERE A FAILURE OR MALFUNCTION COULD CAUSE PERSONAL INJURY OR DEATH, OR DAMAGE TO OR LOSS OF PROPERTY. USERS ASSUME ALL RISK FOR USING THE MAXLINEAR PRODUCTS IN SUCH USE CASE. CUSTOMERS AND USERS ARE SOLELY RESPONSIBLE FOR USING THEIR OWN SKILL AND JUDGMENT TO DETERMINE WHETHER MAXLINEAR PRODUCTS ARE SUITABLE FOR THE INTENDED USE CASE.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, and any other MaxLinear trademarks (including but not limited to MxL, Full-Spectrum Capture, FSC, AirPHY, Puma, AnyWAN, VectorBoost, MXL WARE, and Panther) are all property of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved.

All third-party marks and logos are trademarks™ or registered® trademarks of their respective holders/owners. Use of such marks does not imply any affiliation with, sponsorship or endorsement by the owners/holders of such trademarks. All references by MaxLinear to third party trademarks are intended to constitute nominative fair use under applicable trademark laws.

The URLs provided are for informational purposes only; they do not constitute an endorsement or an approval by MaxLinear of any of the products or services of the corporation or organization or individual. MaxLinear bears no responsibility for the accuracy, legality or content of the external site or for that of subsequent links. Contact the external site for answers to questions regarding its content.

© 2025 MaxLinear, Inc. All rights reserved.