



CY7C1049G
CY7C1049GE

4-Mbit (512K words × 8 bit) Static RAM with Error-Correcting Code (ECC)

Features

- High speed
 - $t_{AA} = 10 \text{ ns}$
- Embedded ECC for single-bit error correction^[1]
- Low active and standby currents
 - Active current: $I_{CC} = 38 \text{ mA}$ typical
 - Standby current: $I_{SB2} = 6 \text{ mA}$ typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- Pb-free 36-pin SOJ and 44-pin TSOP II packages

Functional Description

CY7C1049G and CY7C1049GE are high-performance CMOS fast static RAM devices with embedded ECC. Both devices are

offered in single and dual chip-enable options and in multiple pin configurations. The CY7C1049GE device includes an ERR pin that signals an error-detection and correction event during a read cycle.

Data writes are performed by asserting the Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW, while providing the data on I/O₀ through I/O₇ and address on A₀ through A₁₈ pins.

Data reads are performed by asserting the Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) inputs LOW and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O₀ through I/O₇).

All I/Os (I/O₀ through I/O₇) are placed in a high-impedance state during the following events:

- The device is deselected (\overline{CE} HIGH)
- The control signal \overline{OE} is de-asserted

On the CY7C1049GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH)^[1]. See the [Truth Table on page 14](#) for a complete description of read and write modes.

The logic block diagram is on page 2.

Product Portfolio

Product ^[2]	Features and Options (see Pin Configurations on page 4)	Range	V _{CC} Range (V)	Speed (ns) 10/15	Power Dissipation					
					Operating I _{CC} , (mA)		Standby, I _{SB2} (mA)			
					f = f _{max}		Typ ^[3]	Max	Typ ^[3]	Max
					Typ ^[3]	Max				
CY7C1049G(E)18	Single or Dual Chip Enables	Industrial	1.65 V–2.2 V	15	–	40	6	8		
CY7C1049G(E)30	Optional ERR pins		2.2 V–3.6 V	10	38	45				
CY7C1049G(E)			4.5 V–5.5 V	10	38	45				

Notes

1. This device does not support automatic write-back on error detection.
2. The ERR pin is available only for devices which have ERR option “E” in the ordering code. Refer [Ordering Information on page 15](#) for details.
3. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for a V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for a V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.




Contents

Pin Configurations	4	Ordering Information	15
Maximum Ratings	6	Ordering Code Definitions	15
Operating Range	6	Package Diagrams	16
DC Electrical Characteristics	6	Acronyms	17
Capacitance	7	Document Conventions	17
Thermal Resistance	7	Units of Measure	17
AC Test Loads and Waveforms	7	Document History Page	18
Data Retention Characteristics	8	Sales, Solutions, and Legal Information	19
Data Retention Waveform	8	Worldwide Sales and Design Support	19
AC Switching Characteristics	9	Products	19
Switching Waveforms	10	PSoC® Solutions	19
Truth Table	14	Cypress Developer Community	19
ERR Output – CY7C1049GE	14	Technical Support	19

Pin Configurations

Figure 1. 36-pin SOJ Single Chip Enable without ERR CY7C1049G [4]



Note

4. NC pins are not connected internally to the die.

Pin Configurations (continued)

Figure 2. 44-pin TSOP II Single Chip Enable without ERR CY7C1049G [5]





Figure 3. 44-pin TSOP II Single Chip Enable with ERR CY7C1049GE [5, 6]



Notes

- 5. NC pins are not connected internally to the die.
- 6. ERR is an output pin.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature -65 °C to +150 °C

Ambient temperature
with power applied -55 °C to +125 °C

Supply voltage
on V_{CC} relative to GND ^[7] -0.5 to $V_{CC} + 0.5$ V

DC voltage applied to outputs
in HI-Z State ^[7] -0.5 V to $V_{CC} + 0.5$ V

DC input voltage ^[7] -0.5 V to $V_{CC} + 0.5$ V

Current into outputs (in LOW state) 20 mA

Static discharge voltage
(MIL-STD-883, Method 3015) > 2001 V

Latch-up current > 140 mA

Operating Range

Grade	Ambient Temperature	V_{CC}
Industrial	-40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

Parameter	Description	Test Conditions	10 ns / 15 ns			Unit
			Min	Typ ^[8]	Max	
V_{OH}	Output HIGH voltage	1.65 V to 2.2 V $V_{CC} = \text{Min}, I_{OH} = -0.1$ mA	1.4	-	-	V
		2.2 V to 2.7 V $V_{CC} = \text{Min}, I_{OH} = -1.0$ mA	2	-	-	
		2.7 V to 3.6 V $V_{CC} = \text{Min}, I_{OH} = -4.0$ mA	2.2	-	-	
		4.5 V to 5.5 V $V_{CC} = \text{Min}, I_{OH} = -4.0$ mA	2.4	-	-	
		4.5 V to 5.5 V $V_{CC} = \text{Min}, I_{OH} = -0.1$ mA	$V_{CC} - 0.5$ ^[9]	-	-	
V_{OL}	Output LOW voltage	1.65 V to 2.2 V $V_{CC} = \text{Min}, I_{OL} = 0.1$ mA	-	-	0.2	V
		2.2 V to 2.7 V $V_{CC} = \text{Min}, I_{OL} = 2$ mA	-	-	0.4	
		2.7 V to 3.6 V $V_{CC} = \text{Min}, I_{OL} = 8$ mA	-	-	0.4	
		4.5 V to 5.5 V $V_{CC} = \text{Min}, I_{OL} = 8$ mA	-	-	0.4	
V_{IH}	Input HIGH voltage	1.65 V to 2.2 V -	1.4	-	$V_{CC} + 0.2$ ^[7]	V
		2.2 V to 2.7 V -	2	-	$V_{CC} + 0.3$ ^[7]	
		2.7 V to 3.6 V -	2	-	$V_{CC} + 0.3$ ^[7]	
		4.5 V to 5.5 V -	2.2	-	$V_{CC} + 0.5$ ^[7]	
V_{IL}	Input LOW voltage	1.65 V to 2.2 V -	-0.2 ^[7]	-	0.4	V
		2.2 V to 2.7 V -	-0.3 ^[7]	-	0.6	
		2.7 V to 3.6 V -	-0.3 ^[7]	-	0.8	
		4.5 V to 5.5 V -	-0.5 ^[7]	-	0.8	
I_{IX}	Input leakage current	$GND \leq V_{IN} \leq V_{CC}$	-1	-	+1	μ A
I_{OZ}	Output leakage current	$GND \leq V_{OUT} \leq V_{CC}$, Output disabled	-1	-	+1	μ A
I_{CC}	Operating supply current	Max V_{CC} , $I_{OUT} = 0$ mA, CMOS levels, $f = 100$ MHz	-	38	45	mA
		$f = 66.7$ MHz	-	-	40	
I_{SB1}	Automatic CE power-down current – TTL inputs	Max V_{CC} , $\overline{CE} \geq V_{IH}$, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = f_{MAX}$	-	-	15	mA
I_{SB2}	Automatic CE power-down current – CMOS inputs	Max V_{CC} , $\overline{CE} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V, $f = 0$	-	6	8	mA

Notes

7. $V_{IL(\text{min})} = -2.0$ V and $V_{IH(\text{max})} = V_{CC} + 2$ V for pulse durations of less than 2 ns.

8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = 1.8$ V (for V_{CC} range of 1.65 V – 2.2 V), $V_{CC} = 3$ V (for V_{CC} range of 2.2 V – 3.6 V), and $V_{CC} = 5$ V (for V_{CC} range of 4.5 V – 5.5 V), $T_A = 25$ °C.

9. This parameter is guaranteed by design and not tested.

Capacitance


Parameter ^[10]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{CC} = V _{CC(typ)}	10	10	pF
C _{OUT}	I/O capacitance		10	10	pF

Thermal Resistance

Parameter ^[10]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
θ _{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.52	68.85	°C/W
θ _{JC}	Thermal resistance (junction to case)		31.48	15.97	°C/W

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms ^[11]



* Capacitive load consists of all components of the test environment

Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V _{TH}	0.9	1.5	1.5	V
V _{HIGH}	1.8	3	3	V

Notes

- Tested initially and after any design or process changes that may affect these parameters.
- Full-device AC operation assumes a 100-μs ramp time from 0 to V_{CC(min)} and a 100-μs wait time after V_{CC} stabilization.


Data Retention Characteristics

Over the operating range of $-40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V_{CC} for data retention		1	–	V
I_{CCDR}	Data retention current	$V_{CC} = 1.2\text{ V}$, $\overline{CE} \geq V_{CC} - 0.2\text{ V}^{[13]}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$, or $V_{IN} \leq 0.2\text{ V}$	–	8	mA
$t_{CDR}^{[12]}$	Chip deselect to data retention time		0	–	ns
$t_R^{[12, 13]}$	Operation recovery time	$V_{CC} \geq 2.2\text{ V}$	10	–	ns
		$V_{CC} < 2.2\text{ V}$	15	–	ns

Data Retention Waveform

Figure 5. Data Retention Waveform^[13]



Notes

12. These parameters are guaranteed by design.

13. Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \geq 100\text{ }\mu\text{s}$ or stable at $V_{CC(min)} \geq 100\text{ }\mu\text{s}$.

AC Switching Characteristics

Over the operating range of $-40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$

Parameter ^[14]	Description	10 ns		15 ns		Unit
		Min	Max	Min	Max	
Read Cycle						
t_{RC}	Read cycle time	10	–	15	–	ns
t_{AA}	Address to data / ERR valid	–	10	–	15	ns
t_{OHA}	Data / ERR hold from address change	3	–	3	–	ns
t_{ACE}	\overline{CE} LOW to data / ERR valid	–	10	–	15	ns
t_{DOE}	\overline{OE} LOW to data / ERR valid	–	4.5	–	8	ns
t_{LZOE}	\overline{OE} LOW to low impedance ^[15]	0	–	0	–	ns
t_{HZOE}	\overline{OE} HIGH to HI-Z ^[15]	–	5	–	8	ns
t_{LZCE}	\overline{CE} LOW to low impedance ^[15]	3	–	3	–	ns
t_{HZCE}	\overline{CE} HIGH to HI-Z ^[15]	–	5	–	8	ns
t_{PU}	\overline{CE} LOW to power-up ^[16, 17]	0	–	0	–	ns
t_{PD}	\overline{CE} HIGH to power-down ^[16, 17]	–	10	–	15	ns
Write Cycle ^[17, 18]						
t_{WC}	Write cycle time	10	–	15	–	ns
t_{SCE}	\overline{CE} LOW to write end	7	–	12	–	ns
t_{AW}	Address setup to write end	7	–	12	–	ns
t_{HA}	Address hold from write end	0	–	0	–	ns
t_{SA}	Address setup to write start	0	–	0	–	ns
t_{PWE}	\overline{WE} pulse width	7	–	12	–	ns
t_{SD}	Data setup to write end	5	–	8	–	ns
t_{HD}	Data hold from write end	0	–	0	–	ns
t_{LZWE}	\overline{WE} HIGH to low impedance ^[15]	3	–	3	–	ns
t_{HZWE}	\overline{WE} LOW to HI-Z ^[15]	–	5	–	8	ns

Notes

14. Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \geq 3\text{ V}$) and $V_{CC}/2$ (for $V_{CC} < 3\text{ V}$), and input pulse levels of 0 to 3 V (for $V_{CC} \geq 3\text{ V}$) and 0 to V_{CC} (for $V_{CC} < 3\text{ V}$). Test conditions for the read cycle use output loading, as shown in part (a) of Figure 4 on page 7, unless specified otherwise.
15. t_{HZOE} , t_{HZCE} , t_{HZWE} , t_{LZOE} , t_{LZCE} , and t_{LZWE} are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 4 on page 7. Transition is measured $\pm 200\text{ mV}$ from steady state voltage.
16. These parameters are guaranteed by design and are not tested.
17. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
18. The minimum write cycle pulse width in Write Cycle No. 2 (\overline{WE} Controlled, \overline{OE} LOW) should be equal to sum of t_{DS} and t_{HZWE} .

Switching Waveforms

Figure 6. Read Cycle No. 1 of CY7C1049G (Address Transition Controlled) [19, 20]





Figure 7. Read Cycle No. 1 of CY7C1049GE (Address Transition Controlled) [19, 20]




Notes

19. The device is continuously selected, $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$.
20. \overline{WE} is HIGH for the read cycle.

Switching Waveforms (continued)

Figure 8. Read Cycle No. 2 (\overline{OE} Controlled) [21, 22]



Notes

- 21. \overline{WE} is HIGH for the read cycle.
- 22. Address valid prior to or coincident with \overline{CE} LOW transition.

Switching Waveforms (continued)

Figure 9. Write Cycle No. 1 (\overline{CE} Controlled) [23, 24]





Figure 10. Write Cycle No. 2 (\overline{WE} Controlled, \overline{OE} LOW) [23, 24, 25]




Notes

- 23. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 24. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$.
- 25. The minimum write cycle pulse width should be equal to sum of t_{SD} and t_{HZWE} .

Switching Waveforms (continued)

Figure 11. Write Cycle No. 3 (\overline{WE} Controlled) [26, 27, 28]



Notes

- 26. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 27. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$.
- 28. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 29. During this period the I/Os are in output state. Do not apply input signals.

Truth Table

$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	I/O ₀ -I/O ₇	Mode	Power
H	X ^[30]	X ^[30]	HI-Z	Power down	Standby (I _{SB})
L	L	H	Data out	Read all bits	Active (I _{CC})
L	X	L	Data in	Write all bits	Active (I _{CC})
L	H	H	HI-Z	Selected, outputs disabled	Active (I _{CC})

ERR Output – CY7C1049GE

Output ^[31]	Mode
0	Read operation, no single-bit error in the stored data.
1	Read operation, single-bit error detected and corrected.
HI-Z	Device deselected or outputs disabled or Write operation.


Notes

30. The input voltage levels on these pins should be either at V_{IH} or V_{IL}.
 31. ERR pin is an output pin. It should be left floating when not used.

Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
10	2.2 V–3.6 V	CY7C1049G30-10VXI	51-85090	36-pin Molded SOJ	Industrial
		CY7C1049GE30-10ZSXI	51-85087	44-pin TSOP II, ERR output	
		CY7C1049G30-10ZSXI	51-85087	44-pin TSOP II	
15	1.65 V–2.2 V	CY7C1049G18-15ZSXI	51-85087	44-pin TSOP II	
10	4.5 V–5.5 V	CY7C1049G-10VXI	51-85090	36-pin Molded SOJ	
		CY7C1049G-10ZSXI	51-85087	44-pin TSOP II	

Ordering Code Definitions



Package Diagrams

Figure 12. 44-pin TSOP II Package Outline, 51-85087





Figure 13. 36L SOJ V36.4 (Molded) Package Outline, 51-85090

36 Lead (400 MIL) Molded SOJ V36



Acronyms

Acronym	Description
$\overline{\text{BHE}}$	Byte High Enable
$\overline{\text{BLE}}$	Byte Low Enable
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
$\overline{\text{OE}}$	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
TTL	Transistor-Transistor Logic
VFBGA	Very Fine-Pitch Ball Grid Array
$\overline{\text{WE}}$	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
$^{\circ}\text{C}$	degrees Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY7C1049G/CY7C1049GE, 4-Mbit (512K words × 8 bit) Static RAM with Error-Correcting Code (ECC)				
Document Number: 001-95412				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	4685774	VINI	03/13/2015	New data sheet.
*A	4831087	NILE	07/10/2015	Updated Package Diagrams : Added spec 51-85090 *G (Figure 13). Removed spec 51-85082 *E. Removed spec 51-85150 *H.
*B	4968879	NILE	10/16/2015	Fixed typo in bookmarks.
*C	5020573	VINI	11/25/2015	Changed status from Preliminary to Final. Updated Pin Configurations : Removed figure "36-pin SOJ Single Chip Enable with ERR CY7C1049GE". Updated Ordering Information : Updated part numbers.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

[psoc.cypress.com/solutions](#)
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.