



LITELINK[®] III Phone Line Interface IC (DAA)



Features

- Superior voice solution with low noise, excellent part-to-part gain accuracy
- 3 kV_{RMS} line isolation
- Transmit power of up to +10 dBm into 600 Ω
- Data access arrangement (DAA) solution for modems at speeds up to V.92
- 3.3 or 5 V power supply operation
- Caller ID signal reception function
- Easy interface with modem ICs and voice CODECs
- · Worldwide dial-up telephone network compatibility
- CPC5620 and CPC5621 can be used in circuits that comply with the requirements of TIA/EIA/IS-968 (FCC part 68), UL1950, UL60950, EN60950, IEC60950, EN55022B, CISPR22B, EN55024, and TBR-21
- · Line-side circuit powered from telephone line
- Compared to other silicon DAA solutions, LITELINK:
 - Uses fewer passive components
 - Takes up less printed-circuit board space
 - Uses less telephone line power
 - Offers simplified operation
 - Is a single-IC solution

Applications

- · Computer telephony and gateways, such as VoIP
- PBXs
- Satellite and cable set-top boxes
- V.92 (and other standard) modems
- Fax machines
- Voicemail systems
- Embedded modems for POS terminals, automated banking, remote metering, vending machines, security, and surveillance

Description

Figure 1. CPC5620/CPC5621 Block Diagram

LITELINK III is a single-package silicon phone line interface (PLI) DAA used in voice and data communication applications to make connections between host equipment and telephone networks.

LITELINK provides a high-voltage isolation barrier, AC and DC phone line terminations, switchhook, 2-wire to 4-wire hybrid, ring detection, and on-hook signal detection. LITELINK can be used in both differential and single-ended signal applications.

LITELINK uses on-chip optical components and a few inexpensive external components to form a complete voice or high-speed data phone line interface. LITELINK eliminates the need for large isolation transformers or capacitors used in other interface configurations. It incorporates the required high voltage isolation barrier in a surface-mount SOIC package.

The CPC5620 (half-wave ring detect) and CPC5621 (full-wave ring detect) PLIs build upon Clare's LITELINK product line, with improved insertion loss control, improved noise performance, and lower minimum current draw from the phone line. The addition of the mode pin makes for easier worldwide implementation.

Ordering Information

Part Number	Description
CPC5620A	32-pin PLI with half-wave ring detect, tubed
CPC5620ATR	32-pin PLI with half-wave ring detect, tape and reel
CPC5621A	32-pin PLI with full-wave ring detect, tubed
CPC5621ATR	32-pin PLI with full-wave ring detect, tape and reel





1 Electrical Specifications	. 3
1.1 Absolute Maximum Ratings	. 3
1.2 Performance	3
1.3 Pin Description	. 0
	. 0
2 Application Circuits	. 6
2.1 Resistive Termination Application Circuit	. 6
2 1 1 Resistive Termination Application Circuit Part List	7
2.2 Reactive Termination Application Circuit.	. 8
2.2.1 Reactive Termination Application Circuit Part List	. 9
3 Using LITELINK	10
3.1 Switch Hook Control (On-hook and Off-hook States)	10
3.2 On-hook Operation	. 10
3.2.1 Ring Signal Reception via the Snoop Circuit	. 10
3.2.2 Polarity Reversal Detection with CPC5621 in On-hook State	. 11
3.2.3 On-hook Caller ID Signal Reception	11
	10
3.3.1 Receive Signal Path	. 12 12
3.4 Start-up Requirements	13
3.5 DC Characteristics	13
3.5.1 Setting a Current Limit	13
3.6 AC Characteristics	13
3.6.1 Resistive Termination Applications	. 13
3.6.2 Reactive Termination Applications	. 13
3.6.3 Mode Pin Usage	13
A Degulatory Information	11
	14
5 LITELINK Design Besources	14
5.1 Clare Inc. Design Resources	14
	• •
6 LITELINK Performance	. 15
7 Manufacturing Information	. 17
7.1 Mechanical Dimensions.	. 17
7.2 Tape and Reel Packaging	. 18
7.3 Soldering	. 18
7.3.1 Moisture Reflow Sensitivity	. 18
7.3.2 Reflow Profile	18
7.4 Washing	. 18



1. Electrical Specifications

Parameter	Minimum	Maximum	Unit
Isolation Voltage	-	3000	V _{RMS}
Continuous Tip to Ring Current ($R_{ZDC} = 5.2\Omega$)		150	mA
Total Package Power Dissipation		1	W
V _{DD}	-0.3	6	V
Logic Inputs	-0.3	V _{DD} + 0.3	V
Operating temperature	-40	+85	°C
Storage temperature	-40	+125	°C
Soldering temperature	-	+220	۵°

1.1 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.

1.2 Performance

Parameter	Minimum	Typical	Maximum	Unit	Conditions
DC Characteristics					
Operating Voltage V _{DD}	3.0	-	5.50	V	Host side
Operating Current I _{DD}	-	9	13	mA	Host side
Operating Voltage V _{DDL}	2.8	-	3.2	V	Line side, derived from tip and ring
Operating Current I _{DDL}	-	7	8	mA	Line side, drawn from tip and ring while off-hook
On-hook Characteristics	-		•		
Metallic DC Resistance	10	-	-	MΩ	Tip to ring, 100 Vdc applied
Longitudinal DC Resistance	10	-	-	MΩ	150 Vdc applied from tip and ring to Earth ground
Ring Signal Detect Level	5	-	-	V _{RMS}	68 Hz ring signal applied to tip and ring
Ring Signal Detect Level	28	-	-	V _{RMS}	15 Hz ring signal applied across tip and ring
Snoop Circuit Frequency Response	166	-	>4000	Hz	-3 dB corner frequency @ 166 Hz, in Clare application circuit
Snoop Circuit CMRR	-	-40	-	dB	120 V _{RMS} 60 Hz common-mode signal across tip and ring
Ringer Equivalence	-	0.1B	-	REN	
Longitudinal Balance	60	-	-	dB	Per FCC part 68.3
Off-Hook Characteristics					
AC Impedance	-	600	-	Ω	Tip to ring, using resistive termination application circuit
Longitudinal Balance	40	-	-	dB	Per FCC part 68.3
Return Loss	-	26	-	dB	Into 600 Ω at 1800 Hz
Transmit and Receive Characteristics	;		·		·
Frequency Response	30	-	4000	Hz	-3 dB corner frequency 30 Hz



Specifications subject to change without notice. All performance characteristics based on the use of Clare application circuits. Functional operation of the device at conditions beyond those specified here is not implied. All specifications at 25 °C. Specification conditions: V_{DD} = 5V, temperature = 25 °C, unless otherwise indicated.

CLARE





1.3 Pin Description

Pin	Name	Function		
1	VDD	Host (CPE) side power supply		
2	TXSM	Transmit summing junction		
3	TX-	Negative differential transmit signal to DAA from host		
4	TX+	Positive differential transmit signal to DAA from host		
5	ТΧ	Transmit differential amplifier output		
6	MODE	When asserted low, changes gain of TX path (-7 dB) and RX path (+7 dB) to accommodate reactive termination networks		
7	GND	Host (CPE) side analog ground		
8	OH	Assert logic low for off-hook operation		
9	RING	Indicates ring signal, pulsed high to low		
10	CID	Assert logic low while on hook to place CID information on RX pins.		
11	RX-	Negative differential analog signal received from the telephone line. Must be AC coupled with 0.1 μ F.		
12	RX+	Positive differential analog signal received from the telephone line. Must be AC coupled with 0.1 μ F.		
13	SNP+	Positive differential snoop input		
14	SNP-	Negative differential snoop input		
15	RXF	Receive photodiode amplifier output		
16	RX	Receive photodiode summing junction		
17	VDDL	Power supply for line side, regulated from tip and ring.		
18	RXS	Receive isolation amp summing junction		
19	RPB	Receive LED pre-bias current set		
20	BR-	Bridge rectifier return		
21	ZDC	Electronic inductor DCR/current limit		
22	DCS2	DC feedback output		
23	DCS1	V to I slope control		
24	NTF	Network amplifier feedback		
25	GAT	External MOSFET gate control		
26	NTS	Receive signal input		
27	BR-	Bridge rectifier return		
28	TXSL	Transmit photodiode summing junction		
29	ZNT	Receiver impedance set		
30	ZTX	Transmit transconductance gain set		
31	TXF	Transmit photodiode amplifier output		
32	REFL	1.25 Vdc reference		

Figure 2. Pinout

				-	
1	VDD	\bigcirc	REFL		32
2	TXSM		TXF		31
3	TX-		ZTX		30
4	TX+		ZNT		29
5	ТΧ		TXSL		28
6	MODE		BR-		27
7	GND		NTS		26
8	OH		GAT		25
9	RING		NTF		24
10	CID		DCS1		23
11	RX-		DCS2		22
12	RX+		ZDC		21
13	SNP+		BR-		20
14	SNP-		RPB		19
15	RXF		RXS		18
16	RX		VDDL		17



2. Application Circuits

LITELINK can be used with telephone networks worldwide. Some public telephone networks, notably in North America and Japan require resistive line termination. Other telephone networks in Europe and elsewhere require reactive line termination. The application circuits below address both line termination models. The reactive termination application circuit (see Figure 2.2 on page 8) describes a TBR-21 implementation. This circuit can be adapted easily for other reactive termination needs.

2.1 Resistive Termination Application Circuit



Figure 3. Resistive Termination Application Circuit Schematic

¹This design was tested and found to comply with FCC Part 68 with this Sidactor. Other compliance requirements may require a different part.

²Higher-noise power supplies may require substitution of a 220 µH inductor, Toko 380HB-2215 or similar. See the Power Quality section of Clare application note AN-146, **Guidelines for Effective LITELINK Designs** for more information.

³Optional for enhanced transhybrid loss.

⁴Use voltage ratings suitable for your application, at least 2 kV.

All resistors are 1%. Capacitor values are in Farads.



2.1.1 Resistive Termination Application Circuit Part List

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Quantity	Reference Designator	Description	Supplier(s)	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	C1	1 μF, 16 V, ±10%		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5	C2, C4, C9, C13, C14	0.1 μF, 16 V, ±10%	_	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	2	C7, C8 ^{1, 2}	220 pF, ±5%	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	C10, C15 ¹	0.01 μF, 500 V, ±10%	Panasonic, AVX, Novacap, Murata,	
1 C16 $10 \ \mu\text{F}, 16 \ \text{V}, \pm 10\%$ 1 C18 (optional) $15 \ \text{pF}, 16 \ \text{V}, \pm 10\%$ 1 C21 $100 \ \text{pF}, 16 \ \text{V}, 10\%$ 1 R1 $80.6 \ \text{k}\Omega, 1/16 \ \text{W}, \pm 1\%$ 1 R2 $130 \ \text{k}\Omega, 1/16 \ \text{W}, \pm 1\%$ 1 R3 $1.5 \ \text{M}\Omega, 1/16 \ \text{W}, \pm 1\%$ 1 R4 69.1 \ \Omega 1/16 \ \text{W}, \pm 1\%	1	C12	0.027 μF, 16 V, ±10%	SMEC, etc.	
1 C18 (optional) 15 pF, 16 V, $\pm 10\%$ 1 C21 100 pF, 16 V, 10% 1 R1 80.6 kΩ, 1/16 W, $\pm 1\%$ 1 R2 130 kΩ, 1/16 W, $\pm 1\%$ 1 R3 1.5 MΩ, 1/16 W, $\pm 1\%$ 1 P4 68 1 Ω, 1/16 W, $\pm 1\%$	1	C16	10 μF, 16 V, ±10%	_	
1 C21 100 pF, 16 V, 10% 1 R1 $80.6 \text{ k}\Omega, 1/16 \text{ W}, \pm 1\%$ 1 R2 $130 \text{ k}\Omega, 1/16 \text{ W}, \pm 1\%$ 1 R3 $1.5 \text{ M}\Omega, 1/16 \text{ W}, \pm 1\%$ 1 R4 69.1 $\Omega, 1/16 \text{ W}, \pm 1\%$	1	C18 (optional)	15 pF, 16 V, ±10%	_	
1 R1 80.6 kΩ, 1/16 W, ±1% 1 R2 130 kΩ, 1/16 W, ±1% 1 R3 1.5 MΩ, 1/16 W, ±1% 1 R4 69 1 Ω, 1/16 W, ±1%	1	C21	100 pF, 16 V, 10%	-	
1 R2 130 kΩ, 1/16 W, ±1% 1 R3 1.5 MΩ, 1/16 W, ±1% 1 P4 69 1 Ω, 1/16 W, ±1%	1	R1	80.6 kΩ, 1/16 W, ±1%		
1 R3 1.5 MΩ, 1/16 W, ±1% 1 P4 69.1 Ω, 1/16 W, ±1%	1	R2	130 kΩ, 1/16 W, ±1%	_	
	1	R3	1.5 MΩ, 1/16 W, ±1%	_	
I [0.1 \∠, 1/10 \V, ±1%	1	R4	68.1 Ω, 1/16 W, ±1%	_	
1 R5 60.4 kΩ, 1/16 W, ±1%	1	R5	60.4 kΩ, 1/16 W, ±1%	_	
4 R6, R7, R44, R45 ^{1, 3} 1.8 MΩ, 1/10 W, ±1%	4	R6, R7, R44, R45 ^{1, 3}	1.8 MΩ, 1/10 W, ±1%	_	
1 R8 221 kΩ, 1/16 W, ±1%	1	R8	221 kΩ, 1/16 W, ±1%	_	
1 R10 301 Ω, 1/16 W, ±1%	1	R10	301 Ω, 1/16 W, ±1%	_	
1 R12 499 kΩ, 1/16 W, ±1%	1	R12	499 kΩ, 1/16 W, ±1%	_	
1 R13 1 MΩ, 1/16 W, ±1% Panasonic, Electro Films, FMI, Vishay,	1	R13	1 MΩ, 1/16 W, ±1%	Panasonic, Electro Films, FMI, Vishay,	
1 R14 47 Ω, 1/16 W, ±5% etc.	1	R14	47 Ω, 1/16 W, ±5%	etc.	
1 R15 1.69 MΩ, 1/16 W, ±1%	1	R15	1.69 MΩ, 1/16 W, ±1%	_	
1 R16 8.2 Ω, 1/16 W, ±1%	1	R16	8.2 Ω, 1/16 W, ±1%	_	
1 R18 3.32 kΩ, 1/16 W, ±1%	1	R18	3.32 kΩ, 1/16 W, ±1%	_	
1 R20 2 Ω, 1/16 W, ±5%	1	R20	2 Ω, 1/16 W, ±5%	_	
1 R21 6.2 MΩ, 1/16 W, ±1%	1	R21	6.2 MΩ, 1/16 W, ±1%	_	
1 R22 6.8 MΩ, 1/16 W, ±1%	1	R22	6.8 MΩ, 1/16 W, ±1%	_	
1 R23 10 Ω, 1/16 W, ±5%, or 220 μH inductor	1	R23	10 Ω , 1/16 W, ±5%, or 220 μH inductor	_	
1 R75 261 kΩ, 1/16 W, ±1%	1	R75	261 kΩ, 1/16 W, ±1%	_	
1 R76 200 kΩ, 1/16 W, ±1%	1	R76	200 kΩ, 1/16 W, ±1%	_	
1FB1600 Ω, 200 mA ferrite beadMurata BLM11A601S or similar	1	FB1	600Ω , 200 mA ferrite bead	Murata BLM11A601S or similar	
1 DB1 S1ZB60 bridge rectifier Shindengen, Diodes, Inc.	1	DB1	S1ZB60 bridge rectifier	Shindengen, Diodes, Inc.	
1 SP1 350 V, 100 A, P3100SB Sidactor Teccor, ST Microelectronics, TI	1	SP1	350 V, 100 A, P3100SB Sidactor	Teccor, ST Microelectronics, TI	
1 Q1 CPC5602 FET Claro	1	Q1	CPC5602 FET	Claro	
1 U1 CPC5620/CPC5621 LITELINK	1	U1	CPC5620/CPC5621 LITELINK		
¹ Through-hole components offer significant cost savings over SMT. ² Use voltage ratings suitable for your application, at least 2 kV	¹ Through-hole of ² Use voltage rate	components offer significant cost savings over tings suitable for your application, at least 2 k	r SMT. V		

³Use components that allow enough space to account for the possibility of high-voltage arcing.





Figure 4. Reactive Termination Application Circuit Schematic

NOTE: Unless otherwise noted: Resistor values are in Ohms All resistors are 1%. Capacitor values are in Farads.

¹This design was tested and found to comply with FCC Part 68 with this Sidactor. Other compliance requirements may require a different part. ²Higher-noise power supplies may require substitution of a 220 μH inductor, Toko 380HB-2215 or similar. See the Power Quality section of Clare application note AN-146, **Guidelines for Effective LITELINK Designs** for more information.

³R_{ZDC} sets the loop-current limit, see "Setting a Current Limit" on page 13. Also see Clare's application note AN-146 for heat sinking recommendations for the CPC5602C FET.

⁴Use voltage ratings suitable for your application, at least 2 kV.

CLARE





2.2.1 Reactive Termination Application Circuit Part List

Quantity	Reference Designator	Description	Supplier	
1	C1	1 μF, 16 V, ±10%		
5	C2, C4, C9, C13, C14	0.1 μF, 16 V, ±10%	_	
2	C7, C8 ^{1, 2}	220 pF, ±5%		
2	C10, C15 ¹	0.01 μF, 500 V, ±10%	Panasonic, AVX, Novacap, Murata,	
1	C12	0.027 μF, 16 V, ±10%	SMEC, etc.	
1	C16	10 μF, 16 V, ±10%	_	
1	C20	0.68 μF, 16 V, ±10%		
1	C21	100 pF, 16 V, 10%		
1	R1	80.6 kΩ, 1/16 W, ±1%		
1	R2	130 kΩ, 1/16 W, ±1%	-	
1	R3	1.5 MΩ, 1/16 W, ±1%	-	
1	R4	68.1 Ω, 1/16 W, ±1%		
1	R5	60.4 kΩ, 1/16 W, ±1%	_	
4	R6, R7, R44, R45 ^{1, 3}	1.8 MΩ, 1/10 W, ±1%		
1	R8	200 kΩ, 1/16 W, ±1%	-	
1	R10	59 Ω, 1/16 W, ±1%	-	
1	R11	169 Ω, 1/16 W, ±1%	-	
1	R12	221 kΩ, 1/16 W, ±1%	- Donoconio Flootro Filmo FMI Vichov	
1	R13	1 MΩ, 1/16 W, ±1%		
1	R14	47 Ω, 1/16 W, ±5%		
1	R15	1.69 MΩ, 1/16 W, ±1%		
1	R16	22.1 Ω, 1/16 W, ±1%		
1	R18	10 kΩ, 1/16 W, ±1%		
1	R20	2 Ω, 1/16 W, ±5%	_	
1	R21	6.2 MΩ, 1/16 W, ±1%	_	
1	R22	6.8 MΩ, 1/16 W, ±1%	_	
1	R23	10 Ω , 1/16 W, ±5%, or 220 μH inductor	_	
1	R75	110 kΩ, 1/16 W, ±1%	_	
1	R76	200 kΩ, 1/16 W, ±1%	_	
1	FB1	600Ω , 200 mA ferrite bead	Murata BLM11A601S or similar	
1	DB1	S1ZB60 bridge rectifier	Shindengen, Diodes, Inc.	
1	SP1	350 V, 100 A, P3100SB Sidactor	Teccor, ST Microelectronics, TI	
1	Q1	CPC5602 FET	Clare	
1	U1	CPC5620/CPC5621 LITELINK		
¹ Through-hole o	components offer significant cost savings ove	r SMT.		
² Use voltage rat	tings suitable for your application, at least 2 k	V.		

³Use components that allow enough space to account for the possibility of high-voltage arcing.



3. Using LITELINK

As a full-featured telephone line interface, LITELINK performs the following functions:

- DC termination and V/I slope control
- AC impedance control
- 2-wire to 4-wire conversion (hybrid)
- Current limiting
- Ring signal reception
- Caller ID signal reception
- Switch hook

LITELINK can accommodate specific application features without sacrificing basic functionality and performance. Application features include, but are not limited to:

- High transmit power operation
- Pulse dialing
- Ground start
- Loop start
- · Parallel telephone off-hook detection (line intrusion)
- Battery reversal detection
- Line presence detection
- · World-wide programmable operation

This section of the data sheet describes LITELINK operation in standard configuration for usual operation. Clare offers additional application information on-line (see Section 5 on page 14). These include information on the following topics:

- Circuit isolation considerations
- Optimizing LITELINK performance
- Data Access Arrangement architecture
- LITELINK circuit descriptions
- Surge protection
- EMI considerations

Other specific application materials are also referenced in this section as appropriate.

3.1 Switch Hook Control (On-hook and Off-hook States)

LITELINK operates in one of two conditions, on-hook and off-hook. In the on-hook condition the telephone line is available for calls. In the off-hook condition the telephone line is engaged. Use the OH control input to place LITELINK in one of these two states. With OH high, LITELINK is on-hook and ready to make or receive a call. The snoop circuit is enabled. Assert OH low to place LITELINK in the off-hook state. In the off-hook state, loop current flows through LITELINK and the system is answering or placing a call.

3.2 On-hook Operation

The LITELINK application circuit leakage current is less than 10 μ A with 100 V across ring and tip, equivalent to greater than 10 M Ω on-hook resistance.

3.2.1 Ring Signal Reception via the Snoop Circuit

In the on-hook state (\overline{OH} and \overline{CID} not asserted), an internal multiplexer turns on the snoop circuit. This circuit monitors the telephone line for two conditions; an incoming ring signal, and caller ID data bursts.

Refer to the application schematic diagram (see Figure 3 on page 6). C7 (C_{SNP-}) and C8 (C_{SNP+}) provide a high-voltage isolation barrier between the telephone line and SNP- and SNP+ on the LITELINK while coupling AC signals to the snoop amplifier. The snoop circuit "snoops" the telephone line continuously while drawing no current. In the LITELINK, ringing signals are compared to a threshold. The comparator output forms the RING signal output from LITELINK. This signal must be qualified by the host system as a valid ringing signal. A low level on RING indicates that the LITELINK ring signal threshold has been exceeded.

For the CPC5620 (with the half-wave ring detector), the frequency of the RING output follows the frequency of the ringing signal from the central office (CO), typically 20 Hz. The RING output of the CPC5621 (with the full-wave ring detector) is twice the ringing signal frequency.

Hysteresis is employed in the LITELINK ring detector circuit to provide noise immunity. The set-up of the ring detector comparator causes RING output pulses to remain low for most of the ringing signal half-cycle. The RING output returns high for the entire negative half-cycle of the ringing signal for the CPC5620. For the CPC5621, the RING output returns high for a short period near the zero-crossing of the ringing signal before returning low during the positive half-cycle. For both the CPC5620 and CPC5621, the RING output remains high between ringing signal bursts.

The ring detection threshold depends on the values of R3 (R_{SNPD}), R6 & R44 (R_{SNP-}), R7 & R45 (R_{SNP+}), C7 (C_{SNP-}), and C8 (C_{SNP+}). The values for these components shown in the typical application circuits are recommended for typical operation. The ring



detection threshold can be changed according to the following formula:

$$V_{RINGPK} = \left(\frac{750mV}{R_{SNPD}}\right) \sqrt{\left[\left(R_{SNP_{TOTAL}} + R_{SNPD}\right)^2 + \frac{1}{\left(\pi f_{RING}C_{SNP}\right)^2}\right]}$$

Where:

- R_{SNPD} = R3 in the application circuits in this data sheet
- RSNP_{TOTAL} = the total of R6, R7, R44, and R45 in the application circuits in this data sheet
- C_{SNP} = C7 = C8 in the application circuits in this data sheet
- and where f_{RING} is the frequency of the ring signal

Clare Application Note AN-117 Customize Caller ID Gain and Ring Detect Voltage Threshold is a spreadsheet for trying different component values in this circuit. Changing the ring detection threshold will also change the caller ID gain and the timing of the polarity reversal detection pulse, if used.

3.2.2 Polarity Reversal Detection with CPC5621 in On-hook State

The full-wave ring detector in the CPC5621 makes it possible to detect tip and ring polarity reversal using the RING output. When the polarity of tip and ring reverses, a pulse on RING indicates the event. Your host system must be able to discriminate this single pulse of approximately 1 msec (using the recommended snoop circuit external components) from a valid ringing signal.

3.2.3 On-hook Caller ID Signal Reception

On-hook caller ID (CID) signals are processed by LITELINK by coupling the CID data burst through the snoop circuit to the LITELINK RX outputs under control of the CID pin. In North America, CID data signals are typically sent between the first and second ringing signal.

Figure 5. On-hook Caller ID Signal Timing in North America for CPC5620 (with Half-wave Ring Detect)



Signal levels not to scale

In North American applications, follow these steps to receive on-hook caller ID data via the LITELINK RX outputs:

- 1. Detect the first ringing signal outputs on RING.
- 2. Assert CID low.
- 3. Process the CID data from the RX outputs.
- 4. De-assert CID (high or floating).

Note: Taking LITELINK off-hook (via the \overline{OH} pin) disconnects the snoop path from both the receive outputs and the \overline{RING} output, regardless of the state of the \overline{CID} pin.

CID gain from tip and ring to RX+ and RX- is determined by:

$$GAIN_{CID}(dB) = 20\log\left[\frac{6R_{SNPD}}{\sqrt{\left[\left(R_{SNP_{TOTAL}} + R_{SNPD}\right)^{2} + \frac{1}{\left(\pi f C_{SNP}\right)^{2}}\right]}}\right]$$

Where:

- R_{SNPD} = R3 in the application circuits in this data sheet
- RSNP_{TOTAL} = the total of R6, R7, R44, and R45 in the application circuits in this data sheet
- $C_{SNP} = C7 = C8$ in the application circuits in this data sheet
- and where f is the frequency of the CID signal

The recommended components in the application circuit yield a gain 0.27 dB at 200 Hz. Clare



Application Note AN-117 Customize Caller ID Gain and Ring Detect Voltage Threshold is a spreadsheet for trying different component values in this circuit. Changing the CID gain will also change the ring detection threshold and the timing of the polarity reversal detection pulse, if used.

For single-ended snoop circuit output of 0 dBm, set the total resistance across the series resistors (R6/R44 and R7/R45) to $1.4 \text{ M}\Omega$.

3.3 Off-Hook Operation

3.3.1 Receive Signal Path

Signals to and from the telephone network appear on the tip and ring connections of the application circuit. Receive signals are extracted from transmit signals by the LITELINK two-wire to four-wire hybrid. Next, the receive signal is converted to infrared light by the receive photodiode amplifier and receive path LED. The intensity of the light is modulated by the receive signal and coupled across the electrical isolation barrier by a reflective dome.

On the host equipment side of the barrier, the receive signal is converted by a photodiode into a photocurrent. The photocurrent, a linear representation of the receive signal, is amplified and converted to a differential voltage output on RX+ and RX-.

Variations in gain are controlled to within ± 0.4 dB by factory gain trim, which sets the output of the photoamplifier to unity gain.

To accommodate single-supply operation, LITELINK includes a small DC bias on the RX outputs of 1.0 Vdc. Most applications should AC couple the RX outputs as shown in Figure 6.

LITELINK may be used for differential or single-ended output as shown in Figure 6. Single-ended use will produce 6 dB less signal output amplitude. Do not exceed 0 dBm into 600 Ω (2.2 V_{P-P}) signal input with the standard application circuit. See application note

AN-157, Increased LITELINK III Transmit Power for more information.

Figure 6. Differential and Single-ended Receive Path Connections to LITELINK



3.3.2 Transmit Signal Path

Connect transmit signals from the host equipment to the TX+ and TX- pins of LITELINK. Do not exceed a signal level of 0 dBm in 600 Ω (or 2.2 V_{P-P}). Differential transmit signals are converted to single-ended signals in LITELINK. The signal is coupled to the transmit photodiode amplifier in a similar manner to the receive path. See application note AN-157, **Increased LITELINK III Transmit Power** for more information.

The output of the photodiode amplifier is coupled to a voltage-to-current converter via a transconductance stage where the transmit signal modulates the telephone line loop current. As in the receive path, gain is set to unity at the factory, limiting insertion loss to 0, \pm 0.4 dB.



Figure 7. Differential and Single-ended Transmit Path Connections to LITELINK



3.4 Start-up Requirements

OH must be de-asserted (set logic high) once after power-up for at least 50 ms to transfer internal gain trim values within LITELINK. This would be normal operation in most applications.

3.5 DC Characteristics

The CPC5620 and CPC5621 are designed for worldwide application, including use under the requirements of TBR-21. The ZDC, DCS1, and DCS2 pins control the VI slope characteristics of LITELINK. Selecting appropriate resistor values for R_{ZDC} (R16) and R_{DCS} (R15) in the provided application circuits assure compliance with DC requirements.

3.5.1 Setting a Current Limit

LITELINK includes a telephone line current limit feature that is selectable by choosing the desired value for R_{ZDC} (R16) using the following formula:

$$I_{CL}Amps = \frac{1V}{R_{ZDC}} + 0.008A$$

Clare recommends using 8.2 Ω for R_{ZDC} for most applications, limiting telephone line current to 130 mA.

3.6 AC Characteristics

3.6.1 Resistive Termination Applications

North American and Japanese telephone line AC termination requirements are met with a resistive 600 Ω AC termination. Receive termination is applied to the LITELINK ZNT pin (pin 29) as a 301 Ω resistor, R_{ZNT} (R10).

3.6.2 Reactive Termination Applications

Many countries use a single-pole complex impedance to model the telephone network transmission line characteristic impedance as shown in the table below.

		European	Australian
	Ra	750	820
$Ra \lesssim \frac{1}{T}C$	Rb	270	220
Rb	С	150 nF	120 nF

Line Impedance Model

Matching a complex impedance requires the use of complex network on ZNT as shown in the "Reactive Termination Application Circuit" on page 8.

3.6.3 Mode Pin Usage

Assert the $\overline{\text{MODE}}$ pin low to introduce a 7 dB pad into the transmit path and add 7 dB of gain to the receive path. These changes compensate for the gain changes made to the transmit and receive paths in reactive termination implementations.

Insertion loss with $\overline{\text{MODE}}$ de-asserted and the resistive termination application circuit is 0 dB. Insertion loss with the reactive termination application circuit and $\overline{\text{MODE}}$ asserted is also 0 dB.



4. Regulatory Information

LITELINK III can be used to build products that comply with the requirements of TIA/EIA/IS-968 (formerly FCC part 68), FCC part 15B, TBR-21, EN60950, UL1950, EN55022B, IEC950/IEC60950, CISPR22B, EN55024, and many other standards. LITELINK provides supplementary isolation. Metallic surge requirements are met through the inclusion of a Sidactor in the application circuit. Longitudinal surge protection is provided by LITELINK's optical-across-the-barrier technology and the use of high-voltage components in the application circuit as needed. The information provided in this document is intended to inform the equipment designer but it is not sufficient to assure proper system design or regulatory compliance. Since it is the equipment manufacturer's responsibility to have their equipment properly designed to conform to all relevant regulations, designers using LITELINK are advised to carefully verify that their end-product design complies with all applicable safety, EMC, and other relevant standards and regulations. Semiconductor components are not rated to withstand electrical overstress or electro-static discharges resulting from inadequate protection measures at the board or system level.

5. LITELINK Design Resources

5.1 Clare, Inc. Design Resources

The Clare, Inc. web site has a wealth of information useful for designing with LITELINK, including application notes and reference designs that already meet all applicable regulatory requirements. LITELINK data sheets also contains additional application and design information. See the following links:

LITELINK datasheets and reference designs

Application note AN-117 Customize Caller ID Gain and Ring Detect Voltage Threshold

Application note AN-141, Enhanced Pulse Dialing with LITELINK

Application note AN-146, Guidelines for Effective LITELINK Designs

Application note AN-152 LITELINK II to LITELINK III Design Conversion

Application note AN-155 Understanding LITELINK Display Feature Signal Routing and Applications



6. LITELINK Performance

The following graphs show LITELINK performance using the North American application circuit shown in this data sheet.



Figure 8. Receive Frequency Response at RX

Figure 9. Transmit Frequency Response at TX



Figure 10.Receive THD on RX



Figure 11.Transmit THD on Tip and Ring



Figure 12.Transhybrid Loss



Figure 13.Return Loss





Figure 14. Snoop Circuit Frequency Response



Figure 15.Snoop Circuit THD + N



Figure 16.Snoop Circuit Common Mode Rejection





7. Manufacturing Information

7.1 Mechanical Dimensions

Figure 17. Dimensions



Figure 18. Recommended Printed Circuit Board Layout





7.2 Tape and Reel Packaging

Figure 19. Tape and Reel Dimensions



7.3 Soldering

7.3.1 Moisture Reflow Sensitivity

Clare has characterized the moisture reflow sensitivity of LITELINK using IPC/JEDEC standard J-STD-020A. Moisture uptake from atmospheric humidity occurs by diffusion. During the solder reflow process, in which the component is attached to the PCB, the whole body of the component is exposed to high process temperatures. The combination of moisture uptake and high reflow soldering temperatures may lead to moisture induced delamination and cracking of the component. To prevent this, this component must be handled in accordance with IPC/JEDEC standard J-STD-020A per the labelled moisture sensitivity level (MSL), level 3.

7.3.2 Reflow Profile

The maximum ramp rates, dwell times, and temperatures of the assembly reflow profile should not exceed those specified in IPC standard IPC-9502, table 2. Soldering processes are limited to 220 °C component body temperature.

7.4 Washing

Ultrasonic cleaning of LITELINK will cause permanent damage to the device.

For additional information please visit www.clare.com

Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses or indemnity are expressed or implied. Except as set forth in Clare's Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty relating to its products, including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. The products described in this document are not designed, intended, authorized, or warranted for use as components in systems intended to support or sustain life, or where malfunction of Clare's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice.