

## The Leader in High Temperature Semiconductor Solutions

# CHT-OPAL PRELIMINARY DATASHEET


Version: 1.1

# High-Temperature, Ultra High-Precision Dual Operational Amplifier

#### **General description**

CHT-OPAL is an ultra high-precision, dual operational amplifier designed for applications that require very low offset and very low noise. Both amplifiers can be configured as a differential amplifier or as an instrumentation amplifier (combined with a third, external amplifier cell and with external resistors). Key features include single 5V nominal power supply and rail-to-rail inputs and outputs. Best-in-class precision on the full temperature range -55°C to +225°C encompass low input offset (internally compensated) and low noise. The internal circuitry uses a clock that is internally generated. There is a spread-spectrum mode for this clock. The user can decide not to use this internal clock and rather provide it from external circuitry (e.g. for synchronization purposes).

CHT-OPAL also features a Stand-by mode that disables the two Op Amps and place the circuit in a low power consumption mode when the function is not needed.



#### **Features**

 Junction operating temperature from -55°C to 225°C

• Single supply operation: 5V ±10%

Low offset: 50μV typ, 100 μV max

Low noise: 5 μVpp typ

• High CMRR: 85 dB min

Product gain bandwidth: 2.8 MHz typ

Slew rate: 2.7 V/µs typ

Rail-2-rail input and output

Low bias input current: <10 pA typ</li>

Quiescent current: 1.2 mA typ.

Automatic offset compensation

Stand-by current: 7 µA max

Latch-up free


Package: TDFP16

#### **Applications**

- High temperature instrumentation & data acquisition
- Signal conditioning & instrumentation amplifiers for temperature, pressure, motion, speed and position sensors
- Strain gage amplifiers
- Photodiode and PMT amplifiers
- Charge amplifiers
- Current sensing
- Transmitters (4-20mA, etc.)



#### **Pinout**



Pin #	Pin Name	Pin Description	
1	OUT1	Output OPA1	
2	VSS_A1	Negative power supply Analog OPA1	
3	VDD_A1	Positive power supply Analog OPA1	
4	INP1	Positive input pin OPA1	
5	INN1	Negative input pin OPA1	
6	ENABLE	Enable input pin <sup>1</sup>	
7	CLK	Input clock signal <sup>1</sup>	
8	VSS_D	Negative power supply digital part	
9	CONFIG	Configuration input pin <sup>1</sup>	
10	VDD_D	Positive power supply digital part	
11	NC	Not connected	
12	INN2	Negative input pin OPA2	
13	INP2	Positive input pin OPA2	
14	VDD_A2	Positive power supply Analog OPA2	
15	VSS_A2	Negative power supply Analog OPA2	
16	OUT2	Output OPA2	

The 2 vertical large leads are internally connected to VSS\_A1 and are also connected to the package heat sink.

 PUBLIC
 22-May-13

 Doc. PDS-1211196 V1.1
 WWW.CISSOID.COM
 2 of 10

<sup>&</sup>lt;sup>1</sup> Cfr "Mode of operations" for details about function of pins "CLK", "CONFIG" and "ENABLE"



#### **CHT-OPAL-PRELIMINARY DATASHEET**

#### **Absolute Maximum Ratings**

#### **Operating Conditions**

 $\begin{array}{lll} V_{DD\_X} - V_{SS\_X} & -0.5 \text{ to } 6V \\ V_{SS\_X} - V_{SS\_Y} & \text{max } 0.5V \\ V_{DD\_X} - V_{DD\_Y} & \text{max } 0.5V \\ Voltage \text{ on any pin wrt to } V_{SS\_X} & -0.5 \text{ to } V_{DD\_X} + 0.5V \\ \text{Junction Temperature (Tj)} & 250^{\circ}\text{C} \end{array}$ 

Supply Voltage  $V_{DD\_X}$  to  $V_{SS\_X}$ : 4.5V to 5.5V Junction temperature -55°C to +225°C

**ESD Rating** 

Human Body Model >2KV

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Frequent or extended exposure to absolute maximum rating conditions or above may affect device reliability. Permanent uses of the device in short-circuit state or in over-temperature state may affect long term reliability of the device.





**DC Electrical Characteristics** Unless otherwise stated,  $T_j = 25^{\circ}\text{C}$ ,  $V_{DD\_A1}/V_{DD\_A2} = 5V$ . **Bold** figures point out values valid over the whole temperature range ( $T_j = -55^{\circ}\text{C}$  to  $+225^{\circ}\text{C}$ ).

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage	$V_{DD_X} - V_{SS_X}$		4.5	5	5.5	V
Output voltage range	V <sub>OUT</sub>		0		5	V
Quiescent current	IQ	CLK= '0'; CONFIG= '0' 1 amplifier active, no load		1.2	2	mA
Standby current	I <sub>STDBY</sub>	CLK= '0'; CONFIG= '0', ENABLE = '0'; T <sub>j</sub> = 25°C		1.5		μΑ
Clariday Current	ISIDBY	CLK= '0'; CONFIG= '0', ENABLE = '0'; T <sub>j</sub> = 225°C			7	μΑ
Internal clock frequency	F <sub>INT</sub>	CLK= '0'; CONFIG= '0'; T <sub>j</sub> = 25°C		360		kHz
		RL=250Ω	0.35	\	VDD -0.4	٧
Output voltage swing	Vo	RL=1kΩ	0.09		VDD -0.1	٧
		RL=∞	0.01		VDD - 0.01	· V
		T <sub>i</sub> =25°C	20			mA
Max Output current <sup>1,2</sup>	Io	T <sub>j</sub> =225°C	15			mA
Output short-circuit current	I <sub>sc</sub>			100		mA
External output capacitance					200	pF
Common mode input range	V <sub>CM</sub>		0.1		VDD -0.1	V
Input offset voltage	V <sub>IOFF</sub>	T <sub>j</sub> =25°C		50		μV
input onset voitage		T <sub>j</sub> =225°C			100	μV
Input offset drift	TC <sub>VIOFF</sub>	Maximum variation over [- 40-175]°C temperature range			90	μV
Input leakage current	I <sub>B</sub>	$T_j=25$ °C, CMInput = 2.5V		±7		pA
input leakage current	IB	$T_j=225$ °C, CMInput = 2.5V		±50		nA
Input offset current		T <sub>j</sub> =25°C		±14		pA
input onset current	l <sub>OFF</sub>	T <sub>j</sub> =225°C		±120		nA
Input capacitance	C <sub>IN,DIFF</sub>	Differential, CMInput = 2.5V		1.5		pF
піри сараскансе	C <sub>IN,CM</sub>	Single-ended, CMInput = 2.5V		3		pF
Open-loop output impedance		Io=0mA, f=3MHz, Av=+1	150	250	400	Ω
Thormal registence	$\theta_{JC}$			11		°C/W
Thermal resistance	$\theta_{JA}$	pad area = 1 cm <sup>2</sup>		80		°C/W

**PUBLIC** 22-May-13 Doc. PDS-1211196 V1.1 WWW.CISSOID.COM 4 of 10

Source or sink.

Output current is not internally limited. Value given indicates the maximum recommended conditions.






AC Electrical Characteristics Unless otherwise stated,  $T_j = 25^{\circ}\text{C}$ ,  $V_{DD\_A1}/V_{DD\_A2} = 5V$ . Bold figures point out values valid over the whole temperature range ( $T_j = -55^{\circ}\text{C}$  to  $+225^{\circ}\text{C}$ ).


Parameter	Symbol	Condition	Min	Тур	Max	Unit	
DC open-loop gain	Ao	RL= $2k\Omega$ , $T_j$ = $25$ °C, CMInput = $2.5$ V		85		dB	
DC open-loop gain	A <sub>0</sub>	RL= $2k\Omega$ , $T_j$ = $225$ °C CMInput = $2.5$ V		85		dB	
Gain-bandwidth product	GBW	RL= $2k\Omega$ , CL= $30pF$ , $T_j$ = $25$ °C CMInput = $2.5V$	2.2	2.8		MHz	
Gain-bandwidin product	GBW	RL= $2k\Omega$ , CL= $30pF$ , $T_j$ = $225$ °C CMInput = $2.5V$	2.5	3.6		MHz	
Common mode rejection ratio	CMRR	DC to 1kHz, T <sub>j</sub> =25°C	85	105	4	dB	
Common mode rejection ratio	CIVIKK	DC to 1kHz, T <sub>j</sub> =225°C	88	99		dB	
Power supply rejection ratio	PSRR	Positive or negative. DC to 100Hz, T <sub>i</sub> =25°C CMInput = 2.5V		95		dB	
rower supply rejection ratio	FORK	Positive or negative. DC to 100Hz, T <sub>i</sub> =225°C CMInput = 2.5V		95		dB	
Slew rate	SR	RL=2k $\Omega$ , CL=30pF, T <sub>j</sub> =25°C	1.9	2.7		V/µs	
Siew rate	SK	RL=2k $\Omega$ , CL=30pF, T <sub>j</sub> =225°C	3	4		v/µs	
Phase margin	<i>*</i>	RL=2k $\Omega$ , CL=30pF, T <sub>j</sub> =25°C	35	41		0	
Friase margin	$\Phi_{M}$	RL=2k $\Omega$ , CL=30pF, T <sub>j</sub> =225°C	27	32		0	
		F=10Hz		0.3		μV/√ Hz	
Input paige apartral density		F=100Hz		0.3			
Input noise spectral density	e <sub>sd</sub>	F=1kHz		0.3			
		F=10kHz		0.09		1	
Integrated input noise voltage	e <sub>ni</sub>	0.1 Hz to 10Hz		5		$\mu V_{pp}$	
Input noise current		10Hz		TBD		fA/√H z	

PUBLIC Doc. PDS-1211196 V1.1 22-May-13 WWW.CISSOID.COM 5 of 10




#### **Typical Performance Characteristics**







Input Offset distribution (VDD=5V, T=25°C) (VCM= Input common mode voltage)




Input Offset maximum thermal drift over [-40°C-175°C] temperature range (VDD=5V)



Input leakage current vs input common mode voltage (25°C)



Input leakage current vs input common mode voltage (225°C)





Open loop Gain vs Frequency (no load)

Supply current vs temperature

PUBLIC **22-May-13 Doc. PDS-1211196 V1.1 WWW.CISSOID.COM** 6 of 10









Large signal transient response (swing= 4V,gain =1, Cl= 100pF, Rl=  $2k\Omega$ )


Large signal transient response (swing= 4V,gain =1, CI= 100pF, RI=  $2k\Omega$ )






Small signal transient response (swing= 100mV,gain =1, Cl= 100pF)

**PSRR vs Frequency** 





Voltage noise Density from 0.1Hz to 1 KHz (purple: with compensation; yellow: without compensation) (real value = measured value - 60dB)

Voltage noise Density from 0.1Hz to 20 KHz (purple: with compensation; yellow: without compensation) (real value = measured value - 60dB)

 PUBLIC
 22-May-13

 Doc. PDS-1211196 V1.1
 WWW.CISSOID.COM
 7 of 10



#### **Circuit Functionality**

#### **Architecture**

CHT-OPAL implements two low-noise, low-offset operational amplifier cells.

The amplifiers implement a proprietary compensation architecture for automatic offset correction and low-frequency noise improvement on the whole temperature range. As the use of a compensation clock generates unavoidable clock ripple on the output signal, and even though special care has been taken to the circuit design in order to minimize this ripple, the user may need to filter it externally. CHT-OPAL offers several configuration options in order to bring maximum flexibility to the user in regards to filtering: The clock operation can implement a spread spectrum function, which allows minimization of the output ripple amplitude on the clock frequency, the noise (ripple) energy being spread on the harmonics. Alternatively, the spread spectrum function can be disabled, in which case 100% of the ripple will be concentrated on the clock frequency. This later option is more suitable when external filtering (notch filter) or synchronization with external sampling devices is implemented.

Secondly, OPAL's offset compensation block can run either from an internal clock or from an external clock; the latter allows external synchronization and will typically be used by sampled systems (e.g. ADC). Use of the internal clock operation does not require any dedicated external components (e.g. capacitance). Selection of the external clock frequency can be made within a very wide range of 12 KHz to 500 KHz: the user will find an adequate frequency outside the useful bandwidth in most instrumentation and sensing applications

When the spread spectrum function is enabled, CHT-OPAL compensation circuitry operates with a pseudo-random clock (generated from the master internal or external clock). This pseudo-random clock is generated by a 32-to-64 divider of the master clock (5.5 KHz to 11 KHz typ. when generated from the internal clock). This spreads the clock noise over a frequency octave.

CHT-OPAL also features a shutdown mode where the 2 Op Amps are inactive; the circuit is then in its lowest power con-

sumption mode, with only a few  $\mu A$  drawn from the power supply.

#### **Modes of operation**

OPAL's behavior is controlled by 3 configuration pins. Table1 below summarizes the 5 different modes of operation.

CLK	CONFIG	ENABLE	MODE	OPERATION
Х	X	0	MODE1	Standby mode
0	0	1	MODE2	Internal oscillator;spreadspectrum enabled
CLK > 9kHz	0	1	MODE3	External clock;spreadspectrum enabled
1	0	1		Internal test mode
0	1	1	MODE4	Internal oscillator;spreadspectrum disabled
CLK > 9kHz	1	1	MODE5	External clock;spreadspectrum disabled
1	1	Х		Internal test mode

#### MODE1:

By setting the pin ENABLE to "0", OPAL is put in standby mode where current consumption is reduced to a few  $\mu$ A.

#### MODE[2..5]:

Those 4 modes are standard modes of operation for OPAL. They differ by the way the internal auto-zero control signals are internally generated.

If CLK pin is put to "0", the master clock is generated by an internal oscillator (Fosc = 360 KHz typ.).

Whenever OPAL' internal circuitry senses an external clock signal with a frequency higher than 9KHz applied on the CLK pin, the circuits operates automatically in external clock mode, using CLK signal as the master clock.

With the CONFIG pin, one can configure OPAL to use the spread spectrum function to generate the internal auto-zero control signals

Choice of one of those 4 modes depends on the application constraints (signal useful band, synchronization with external devices...).


#### Single OPA

If the application only requires a single operational amplifier, the OPAL current consumption can be optimized by connecting VDD\_A1 or VDD\_A2 to respectively VSS A1 or VSS A2.

PUBLIC **22-May-13 Doc. PDS-1211196 V1.1 WWW.CISSOID.COM** 8 of 10



### Package Dimensions (TDFP16)



## **Ordering Information**

Product Name	Ordering Reference	Package	Marking
CHT-OPAL C	CHT-GEM6489A-TDFP16-T	TDFP16	CHT-GEM6489A

 PUBLIC
 22-May-13

 Doc. PDS-1211196 V1.1
 WWW.CISSOID.COM
 9 of 10



#### **Contact & Ordering**

#### **CISSOID S.A.**

Headquarters and contact EMEA:	CISSOID S.A. – Rue Francqui, 3 – 1435 Mont Saint Guibert - Belgium T: +32 10 48 92 10 - F: +32 10 88 98 75 Email: sales@cissoid.com
Sales Representatives:	Visit our website: http://www.cissoid.com



#### **Disclaimer**

Neither CISSOID, nor any of its directors, employees or affiliates make any representations or extend any warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, and the absence of latent or other defects, whether or not discoverable. In no event shall CISSOID, its directors, employees and affiliates be liable for direct, indirect, special, incidental or consequential damages of any kind arising out of the use of its circuits and their documentation, even if they have been advised of the possibility of such a damage. The circuits are provided "as is". CISSOID has no obligation to provide maintenance, support, updates, or modifications.

 PUBLIC
 22-May-13

 Doc. PDS-1211196 V1.1
 WWW.CISSOID.COM
 10 of 10