

## CHT-VEGA PRELIMINARY DATASHEET

Version: 2.0

### High-Temperature, Low Dropout, Adjustable Voltage Regulator +1.2V to +3.3V / 500mA

#### General description

The CHT-VEGA is a high-temperature, high-reliability, 500mA adjustable linear voltage regulator suitable to generate from a standard +5V  $\pm 10\%$  source any regulated voltage in the range +1.2V to +3.3V. Its typical operation junction temperature ranges from  $-55^{\circ}\text{C}$  to  $+225^{\circ}\text{C}$  and can possibly go outside that range with some de-rating of the performance. The regulator is self-protected with a built-in over-current limitation and a thermal protection, the later becoming effective in the range  $250^{\circ}\text{C}$  to  $300^{\circ}\text{C}$ . CHT-VEGA brings unique benefits in applications where the ambient or operating temperature is high and above the temperature supported by traditional semiconductors, or in applications that run in standard  $125^{\circ}\text{C}$  or  $150^{\circ}\text{C}$ , possibly  $175^{\circ}\text{C}$  but that require extended reliability: CHT-VEGA brings at least an order of magnitude in lifetime compared to traditional silicon solutions. It allows as well accelerated aging of the systems for qualification purposes as the device can support extreme temperatures.

The circuit is stable throughout the whole temperature range and only requires an external output capacitor and a 2-resistor bridge for feedback. The IC features a chip-enable (CE active low) input signal allowing placing the circuit in low-power, disable mode. The output voltage is adjustable by the external resistive feedback.

The CHT-VEGA is a one-die solution, available in a tiny ceramic package TDFP-16 for applications where small PCB footprint is critical. The TDFP package is an SMD solution with leads, available by default in 16-pin.


#### Features

- Junction operating temperature from  $-55^{\circ}\text{C}$  to  $225^{\circ}\text{C}$
- Input voltage from 4.5V to 5.5V
- Output voltage: from 1.2V to 3.3V
- Output voltage total accuracy:  $\pm 5\%$ <sup>1</sup>
- Output current: 500mA max
- Line regulation:  $-0.2\%$  typ
- Load regulation:  $-2\%/A$  typ
- $C_{out}$ : 1 to 10  $\mu\text{F}$  ceramic low ESR
- Input ripple rejection: 67dB typ (@ 100Hz)
- Quiescent current (no load, Chip Enable active,  $225^{\circ}\text{C}$ ): 1 mA typ.
- Stand-by current (no load, Chip Enable inactive,  $225^{\circ}\text{C}$ ): 10  $\mu\text{A}$  typ.
- Thermal shutdown: Active in the range  $250^{\circ}\text{C}$  to  $300^{\circ}\text{C}$
- Current limitation: 1.15A (typ)
- Latch-up free
- Available in TDFP16 (other packages: contact CISSOID)

#### Applications


- Regulated power supply in down-hole, aerospace and industrial systems.

#### Typical Application



<sup>1</sup> Excluding accuracy of external components but including initial accuracy variation, temperature variation, line and load regulation variations

Pinout



Pin #	Pin Name	Pin Description
1	NC	Not connected; should be left unconnected on the PCB
2	NC	Not connected; should be left unconnected on the PCB
3	FB	Input pin; feedback pin to be connected via a resistor network to Vout (cfr Typical application diagram on page 1)
4	FB	Input pin; feedback pin to be connected via a resistor network to Vout (cfr Typical application diagram on page 1)
5	CEB	Input pin; Chip Enable pin; when connected to GND, CHT-VEGA is active; when connected to VIN, VOUT is tied to GND and CHT-VEGA enters in a low-power mode
6	CEB	Input pin; Chip Enable pin; when connected to GND, CHT-VEGA is active; when connected to VIN, VOUT is tied to GND and CHT-VEGA enters in a low-power mode
7	GND	Negative power supply
8	GND	Negative power supply
9	NC	Not connected; should be left unconnected on the PCB
10	NC	Not connected; should be left unconnected on the PCB
11	VIN	Positive power supply
12	VIN	Positive power supply
13	VOUT	Output voltage
14	VOUT	Output voltage
15	NC	Not connected; should be left unconnected on the PCB
16	NC	Not connected; should be left unconnected on the PCB

The 2 vertical large leads are internally connected to VIN and are also connected to the package heat sink. Those 2 vertical pins MUST be connected at PCB level to VIN

**Absolute Maximum Ratings**

Supply Voltage $V_{in}$ to GND	-0.5 to 6V
Voltage on CEB and FB	max $V_{in}$
Peak output current	Internally limited
Junction Temperature ( $T_j$ )	250°C

**Operating Conditions**

Supply Voltage $V_{in}$ to GND:	4.5V to 5.5V
Junction temperature	-55°C to +225°C
Continuous current	0 to 500 mA

**ESD Rating**

Human Body Model	Class1B
------------------	---------

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Frequent or extended exposure to absolute maximum rating conditions or above may affect device reliability. Permanent uses of the device in short-circuit state or in over-temperature state may affect long term reliability of the device.

---

PRELIMINARY

## Electrical Characteristics

Unless otherwise stated,  $T_j = 25^\circ\text{C}$ ,  $C_{in} = 1\mu\text{F}$ ,  $C_{out} = 1\mu\text{F}$ . **Bold** figures point out values valid over the whole temperature range ( $T_j = -55^\circ\text{C}$  to  $+225^\circ\text{C}$ ).

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Input Voltage	$V_{in}$		<b>4.5</b>	<b>5</b>	<b>5.5</b>	V
Output voltage range	$V_{out}$		<b>1.1</b>		<b>3.6</b>	V
Output current	$I_{out}$		<b>0</b>		<b>500</b>	mA
Output voltage total accuracy		$V_{in} = [4.5-5.5]\text{V}$ $I_{out} = [0 \dots 500]\text{mA}$	<b>Vout</b> <b>-5%</b>		<b>Vout</b> <b>+5%</b>	V
Output voltage temperature drift		$V_{in} = 5\text{V}$ ; $V_{out} = 1.8\text{V}$ $I_{out} = 0\text{mA}$ $T_j = [25^\circ\text{C} \dots -225^\circ\text{C}]$		+2.5		%
Output voltage line regulation		$V_{in} = [4.5-5.5]\text{V}$ ; $V_{out} = 1.8\text{V}$ $I_{out} = 0\text{mA}$		-0.2		%
Output voltage load regulation		$V_{in} = 5\text{V}$ ; $V_{out} = 1.8\text{V}$ $I_{out} = [0 \dots 500]\text{mA}$		-1 <sup>1</sup>		%
Quiescent current <sup>2</sup>	$I_q$	$V_{in} = 5\text{V}$ ; $V_{out} = 1.8\text{V}$ $I_{out} = 0\text{mA}$	<b>0.8</b>	1	<b>1.4</b>	mA
Standby current <sup>2</sup>	$I_{standby}$	$V_{in} = 5\text{V}$ ; $V_{out} = 1.8\text{V}$ $I_{out} = 0\text{mA}$ ; $T_j = 25^\circ\text{C}$ CEB = 5V			100	nA
		$V_{in} = 5\text{V}$ ; $V_{out} = 1.8\text{V}$ $I_{out} = 0\text{mA}$ ; $T_j = 225^\circ\text{C}$ CEB = 5V			20	$\mu\text{A}$
Response to Line Transient		$V_{in}$ from 4.5V to 5.5V (1V/ $\mu\text{s}$ ) $V_{out} = 1.8\text{V}$ ; $I_{out} = 0\text{mA}$		+2		%
		$V_{in}$ from 5.5V to 4.5V (1V/ $\mu\text{s}$ ) $V_{out} = 1.8\text{V}$ ; $I_{out} = 0\text{mA}$		-2		%
Response to Load Transient		$V_{in} = 5\text{V}$ ; $V_{out} = 1.8\text{V}$ $I_{out}$ from 0mA to 500 mA (10mA/ $\mu\text{s}$ )		-3		%
		$V_{in} = 5\text{V}$ ; $V_{out} = 1.8\text{V}$ $I_{out}$ from 500 mA to 0 mA (10mA/ $\mu\text{s}$ )		+3		%
Power Supply Rejection Ratio ( $V_{in}=5\text{V}$ , $V_{out}=1.8\text{V}$ , $I_{out}=0\text{mA}$ , $\text{ESR}<0.2\Omega$ )	PSRR	100Hz		67		dB
		1 KHz		55		dB
Average short-circuit current	$I_{SC}$	$V_{in} = 5\text{V}$ ; $V_{out} = 0\text{V}$		1.15		A
Over current detection threshold	$I_{th}$	$V_{in} = 5.5\text{V}$ ; $V_{out} = 1.2\text{V}$		1.6		A
		$V_{in} = 4.5\text{V}$ ; $V_{out} = 3.3\text{V}$		0.88		A
FB input current	$I_{FB}$	$V_{FB} = 0.9\text{V} \pm 10\%$		5		nA
CEB input current	$I_{CEB}$	$V_{in} = 5\text{V}$		10		nA
CEB $V_{IL}$	$V_{IL\_CEB}$	$V_{in} = 5\text{V}$			<b>2</b>	V
CEB $V_{IH}$	$V_{IH\_CEB}$	$V_{in} = 5\text{V}$	<b>3</b>			V
Over temperature protection threshold	$TH_{OTP}$			300		$^\circ\text{C}$
Over temperature protection hysteresis	$Hyst_{OTP}$			30		$^\circ\text{C}$
Junction-to-case thermal resistance	$R_{\theta JC}$			11		$^\circ\text{C}/\text{W}$

<sup>1</sup> Load regulation measurements must be done in a way to avoid self-heating effect

<sup>2</sup> Current through feedback resistances excluded

## Typical Performance Characteristics




Figure 1: Output voltage temperature drift  
( $V_{in} = 5V$ ,  $V_{out} = 1.8V$ ,  $I_{out} = 0$  mA)




Figure 2: Output voltage line regulation ( $I_{out} = 0$  mA)




Figure 3: Input ripple rejection (PSRR)  
( $I_{out} = 0$  mA,  $V_{in} = 5V$ ,  $V_{out} = 1.8V$ ,  $C_{out} = 1\mu F$ ,  $ESR < 0.2\Omega$ )




Figure 4:  $I_q$  versus temperature  
( $V_{in} = 5V$ ,  $V_{out} = 1.8V$ ,  $I_{out} = 0$  mA)




Figure 5: Response to load transient  
(0A to 500 mA, 500 mA to 0A,  $V_{in} = 5V$ ,  $V_{out} = 1.8V$ ,  $T_a = 25^\circ C$ ) (1:  $V_{out}$ , 2:  $I_{out}$ )






Figure 6: Transition to/from disabled state  
( $V_{in} = 5V$ ,  $V_{out} = 1.8V$ ,  $I_{out} = 500$  mA,  $T_a = 25^\circ C$ ) (1:  $V_{out}$ , 2: CEB)


**Figure 7: Start-up transient**

( $V_{in} = 0$  to 5V;  $V_{out} = 1.8$ V,  $I_{out} = 500$  mA,  $T_a = 25^\circ\text{C}$ )  
 (1:  $V_{out}$ , 2:  $V_{in}$ )


**Figure 8: Response to line transient**

( $I_{out} = 0$  mA,  $V_{in}: 4.5$  to 5.5V, 5.5V to 4.5V,  $V_{out} = 1.8$ V,  $T_a = 25^\circ\text{C}$ ) (1:  $V_{in}$ , 2:  $V_{out}$  AC)

## Circuit Functionality

### Safe operating area wrt to power dissipation including PCB layout guidelines


As the package used for CHT-VEGA is very small, achieving efficient thermal performance for power applications requires efficient management of the heat flow out of the device. The purpose of this section is to guide the user in maximizing the power handling capability of the TDFP16 package. Using natural cooling, the method of improving power performance should be focused on the optimum design of copper mounting pads. The design should take into consideration the size of the copper and its placement on either or both of the board surfaces. A copper mounting pad is important because the substrate of the integrated circuit is mounted directly onto the thermal pad of the TDFP16 package. The pad acts as a heat sink to reduce thermal resistance and leads to improved power performance.

The maximum power dissipation is determined by the maximum junction temperature rating, the ambient temperature, and junction-to-ambient thermal resistance:


$$P_{D\text{MAX}} = (T_{J\text{MAX}} - T_A) / R_{\theta JA}$$

Where  $T_{J\text{MAX}} = 225^\circ\text{C}$  and  $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$  with  $R_{\theta JC} = 11^\circ\text{C/W}$  and  $R_{\theta CA}$  (to be determined) is function of the size of the copper mounting pad and thermal coupling to the TDFP16.

The graph below provides information about junction-to-air thermal resistance of the package mounted on PCB with different sizes of copper thermal pads.



### Functional Block diagram




A PMOS transistor controls the level of current flowing from VIN to VOUT. An internal voltage reference of 0.9V (highly stable over the whole temperature range) provides the reference to which the voltage on the FB pin is compared. The internal amplifier drives the gate of the PMOS and regulates VOUT.

An on-chip temperature sensor with hysteresis measures the die temperature; if this temperature exceeds a predefined threshold, the PMOS transistor is disabled and VOUT is connected to GND.

An overcurrent protection circuit is implemented. When the output current is reaching a certain threshold ( $I_{th}$ ), the PMOS transistor is disabled and VOUT is connected to GND for a certain period of time (typ 0.5  $\mu\text{sec}$ ); then normal operation is resumed. So in case of eg permanent short-circuit, the overcurrent protection mechanism will alternate between 2 states (ON, OFF) and deliver an average current of 1.15A (typ).

CEB pin provides a Disable feature (when CEB is high, CHT-VEGA is disabled); internally, this signal acts in the same way as the over temperature detection signal (OTP).

**External resistances calculation rules**


R1 and R2 values should be computed as follows:


$$\frac{R1 + R2}{R2} = \frac{VOUT}{0.9V}$$

R1+R2 value should be lower than 200kΩ to limit the impact of the FB input leakage current.

**ESR/Clload graph**


The output capacitor of the regulator must be selected in the region of stability indicated by the figure below.

Even though still in the stability region, capacitances less than 1 μF should be used with care because they require careful selection of ESR to ensure stability.


**Input capacitance**

Recommended typical value for the C<sub>IN</sub> capacitance is 1μF.



**Package Dimensions**

**Ordering Information**

Product Name	Ordering Reference	Package	Marking
CHT-VEGA	CHT-STA4853B-TDFP16-T	TDFP16	CHT-STA4853B

## Contact & Ordering

### CISSOID S.A.

<b>Headquarters and contact EMEA:</b>	CISSOID S.A. – Rue Francqui, 3 – 1435 Mont Saint Guibert - Belgium T : +32 10 48 92 10 - F: +32 10 88 98 75 Email: <a href="mailto:sales@cissoid.com">sales@cissoid.com</a>
<b>Sales Representatives:</b>	Visit our website: <a href="http://www.cissoid.com">http://www.cissoid.com</a>

### Disclaimer

*Neither CISSOID, nor any of its directors, employees or affiliates make any representations or extend any warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, and the absence of latent or other defects, whether or not discoverable. In no event shall CISSOID, its directors, employees and affiliates be liable for direct, indirect, special, incidental or consequential damages of any kind arising out of the use of its circuits and their documentation, even if they have been advised of the possibility of such a damage. The circuits are provided "as is". CISSOID has no obligation to provide maintenance, support, updates, or modifications.*

---