

# 16MEGX64 (PC133)

**16,777,216 words x 64Bit Synchronous Dynamic RAM Memory Module**

**(Unbuffered DIMM)**

Centon's 128MB Memory Module is 16,777,216 words by 64Bit Synchronous Dynamic RAM Memory Module. The Memory Module is assembled with 4 pieces of a 16MX16Bit PC133 compliant TSOP Synchronous Dynamic RAM on the printed circuit board. The module is optimized for high density and large capacity in a compact size.

---

**16MEGX64 (PC133) - 128MB**

---

**M0819.01**

Rev: 0.0 06/10

## Pinout Information

1	Vss	29	DQM1	57	DQ18	85	Vss	113	DQM5	141	DQ50
2	DQ0	30	CS0	58	DQ19	86	DQ32	114	NC	142	DQ51
3	DQ1	31	NC	59	Vcc	87	DQ33	115	RAS	143	Vcc
4	DQ2	32	Vss	60	DQ20	88	DQ34	116	Vss	144	DQ52
5	DQ3	33	A0	61	NC	89	DQ35	117	A1	145	NC
6	Vcc	34	A2	62	NC	90	Vcc	118	A3	146	NC
7	DQ4	35	A4	63	NC	91	DQ36	119	A5	147	NC
8	DQ5	36	A6	64	Vss	92	DQ37	120	A7	148	Vss
9	DQ6	37	A8	65	DQ21	93	DQ38	121	A9	149	DQ53
10	DQ7	38	A10	66	DQ22	94	DQ39	122	BA0	150	DQ54
11	DQ8	39	BA1	67	DQ23	95	DQ40	123	A11	151	DQ55
12	Vss	40	Vcc	68	Vss	96	Vss	124	Vcc	152	Vss
13	DQ9	41	Vcc	69	DQ24	97	DQ41	125	NC	153	DQ56
14	DQ10	42	CLK0	70	DQ25	98	DQ42	126	A12	154	DQ57
15	DQ11	43	Vss	71	DQ26	99	DQ43	127	Vss	155	DQ58
16	DQ12	44	NC	72	DQ27	100	DQ44	128	CKE0	156	DQ59
17	DQ13	45	CS2	73	Vcc	101	DQ45	129	NC	157	Vcc
18	Vcc	46	DQM2	74	DQ28	102	Vcc	130	DQM6	158	DQ60
19	DQ14	47	DQM3	75	DQ29	103	DQ46	131	DQM7	159	DQ61
20	DQ15	48	NC	76	DQ30	104	DQ47	132	NC	160	DQ62
21	NC	49	Vcc	77	DQ31	105	NC	133	Vcc	161	DQ63
22	NC	50	NC	78	Vss	106	NC	134	NC	162	Vss
23	Vss	51	NC	79	CLK2	107	Vss	135	NC	163	NC
24	NC	52	NC	80	NC	108	NC	136	NC	164	NC
25	NC	53	NC	81	NC	109	NC	137	NC	165	SA0
26	Vcc	54	Vss	82	SDA	110	Vcc	138	Vss	166	SA1
27	WE	55	DQ16	83	SCL	111	CAS	139	DQ48	167	SA2
28	DQM0	56	DQ17	84	Vcc	112	DQM4	140	DQ49	168	Vcc

Pin Name	Function
A0-A12	Address input (Row=A0-A12,Column=A0-A8)
BA0-BA1	Select bank
DQ0-DQ63	Data input/output
CLK0, CLK2	Clock input
CKE0	Clock enable input
/CS0, /CS3	Chip select input
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DQM0-DQM7	Data input/output mask
VDD	Power supply (3.3V)
Vss	Ground
SDA	Serial data I/O
SCL	Serial clock
SA0-SA2	EEPROM Address
NC	No connection

## CPCB-00436C

## 16MEGX64 (PC133) - 128MB

## FEATURES

- \* 16,777,216 words by 64 bits organization
- \* Utilizes PC133 compliant SDRAM components
- \* NON-Buffered, 2 clock implementation
- \* Single power supply of 3.3V +/- 10%
- \* Fully Synchronous with all signals registered positive edge of clock
- \* Internal pipeline operation
- \* Support programmable Mode Register
- \* CAS Latency: 2,3
- \* Burst length; 1, 2, 4, 8 or Full Page
- \* 8192 refresh cycles / 64ms
- \* Supports Auto refresh and Self refresh
- \* All inputs and outputs LVTTTL compatible
- \* 168 pin JEDEC pin compatible
- \* RoHS compliant.

## COMPATIBILITY

Centon's 128MB Memory Module is fully compatible with industry standard PC133 168 pin Memory Modules.

## APPLICATION

Main/Expansion Memory Unit for personal computers and Power PCs.

## ENVIRONMENT

	OPERATING	STORAGE
TEMPERATURE	0°C to 70°C	-55°C to 125°C
HUMIDITY	20% to 80%	5% to 8%

## WARRANTY

Centon will repair or replace any Centon memory product that fails due to defective material or workmanship under normal use for the life of the product.

M0819.01

Rev: 0.0 06/10

**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Units
Supply Voltage	V <sub>CC</sub>	-0.3 to 4.6	V
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.3 to 4.6	V
Short circuit output current	I <sub>OUT</sub>	50	mA
Power dissipation	P <sub>d</sub>	4	W
Operating temperature	T <sub>OPR</sub>	0 to +70	C
Storage temperature	T <sub>STG</sub>	-55 to +125	C

Notes:

1. Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
2. Functional operation should be restricted to recommended operation conditions.
3. Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

**Recommended DC Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Notes	Unit
Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	1	V
Input Voltage High	V <sub>IH</sub>	2.0	3.0	V <sub>CC</sub> +0.3	1,2	V
Input Low Voltage	V <sub>IL</sub>	-0.3	0	0.8	1,3	V

Notes:

1. All voltages are referenced to V<sub>SS</sub>=0V.
2. V<sub>IH</sub>(max) = V<sub>CC</sub>+1.2V for pulse width with  $\leq 3$ ns of duration
3. V<sub>IL</sub>(min) = V<sub>SS</sub> -1.2V for pulse width with  $\leq 3$ ns of duration.

**DC Characteristics I***(T<sub>a</sub>=0 to 70C, V<sub>CC</sub>=3.3+/-0.3V)*

Parameter (Test Condition)	Symbol	Min	Max	Note	Unit
Input leakage current (V <sub>IN</sub> =0 to 3.6V, all other pins not under test=0V)	I <sub>I</sub>	-20	20		$\mu$ A
Output leakage current (D <sub>OUT</sub> is disabled, V <sub>OUT</sub> =0 to 3.6V)	I <sub>LO</sub>	-5	5		$\mu$ A
Output low voltage (I <sub>OL</sub> =2.0mA)	V <sub>OL</sub>		0.4		V
Output high voltage (I <sub>OH</sub> =-2.0mA)	V <sub>OH</sub>	2.4			V

**DC Characteristics II***(T<sub>a</sub>=0 to 70C, V<sub>CC</sub>=3.3+/-0.3V)*

Parameter	Test Condition	Symbol	Min	Max	Note	Unit
Operating Current	Burst Length = 1, t <sub>RC</sub> $\geq$ t <sub>RC</sub> (min), I <sub>OL</sub> = 0mA	I <sub>CC1</sub>		640	1	mA
Precharge standby current in power-down	C <sub>KE</sub> $\leq$ V <sub>IL</sub> (max), t <sub>CK</sub> =min	I <sub>CC2P</sub>		8		mA
	C <sub>KE</sub> $\leq$ V <sub>IL</sub> (max), t <sub>CK</sub> = $\infty$	I <sub>CC2PS</sub>		4		mA
Precharge standby current in non power-down mode	C <sub>KE</sub> $\geq$ V <sub>IH</sub> (min)=/CS $\geq$ V <sub>IH</sub> (min), t <sub>CK</sub> =min, Input signals are changed one time during 20ns	I <sub>CC2N</sub>		120		mA
	C <sub>KE</sub> $\geq$ V <sub>IH</sub> (min), CLK $\leq$ V <sub>IL</sub> (max), t <sub>CK</sub> = $\infty$ , Input signals are stable	I <sub>CC2NS</sub>		20		mA
Active standby current in power-down mode	C <sub>KE</sub> $\leq$ V <sub>IL</sub> (max), t <sub>CLK</sub> =min	I <sub>CC3P</sub>		20		mA
	C <sub>KE</sub> & CLK $\leq$ V <sub>IL</sub> (max), t <sub>CLK</sub> = $\infty$	I <sub>CC3PS</sub>		20		mA
Active standby current in non power-down mode	C <sub>KE</sub> $\geq$ V <sub>IH</sub> (min), /CS $\geq$ V <sub>IH</sub> (min), t <sub>CLK</sub> =min, Input signals are changed one time during 20ns	I <sub>CC3N</sub>		120		mA
	C <sub>KE</sub> $\geq$ V <sub>IH</sub> (min), CLK $\leq$ V <sub>IL</sub> (max), t <sub>CLK</sub> = $\infty$ , Input signals are stable	I <sub>CC3NS</sub>		120		mA
Burst mode current	t <sub>CLK</sub> =min, I <sub>OL</sub> =0mA, all banks activated	I <sub>CC4</sub>		600	1	mA
Auto-refresh current	t <sub>RC</sub> $\geq$ t <sub>RC</sub> (min)	I <sub>CC5</sub>		800	2	mA
self-refresh current	C <sub>KE</sub> $\leq$ 0.2V	I <sub>CC6</sub>		8	3	mA
			LP	4.8		

Notes:

1. I<sub>CC1</sub> & I<sub>CC4</sub> depend on output loading and cycle rates. Specified values are measured with output open.
2. Min. of t<sub>RC</sub> (Refresh /RAS cycle time) is shown at AC CHARACTERISTICS II.
3. LP indicates Low Power self-refresh current

M0819.01

Rev: 0.0 06/10

**Capacitance***(V<sub>CC</sub>=3.3V, T<sub>a</sub> = 25deg C, f = 1MHz)*

Parameter	Symbol	Max	Unit
Address (A <sub>0</sub> - A <sub>12</sub> , BA <sub>0</sub> -BA <sub>1</sub> )	CADD	25	pF
/RAS, /CAS, /WE	CIN	25	pF
CKE (CKE <sub>0</sub> )	CCKE	25	pF
Clock (CLK <sub>0</sub> , CLK <sub>2</sub> )	CCLK	15	pF
/CS (CS <sub>0</sub> , CS <sub>2</sub> )	Ccs	15	pF
DQM (DQM <sub>0</sub> -DQM <sub>7</sub> )	CDQM	10	pF
DQ (DQ <sub>0</sub> -DQ <sub>63</sub> )	COU <sub>T</sub>	10	pF

**AC Characteristics I***(T<sub>a</sub>=0 to 70C, V<sub>CC</sub>=3.3V+/-0.3V, V<sub>SS</sub>=0V)*

Parameter	Symbol	Min	Max	Note	Unit
Clock Cycle time	/CAS Latency 3	tCK3	7	1000	ns
	/CAS Latency 2	tCK2	7.5		ns
Clock to valid output delay	/CAS Latency 3	tAC3	5.4	2	ns
	/CAS Latency 2	tAC2	5.4		ns
Output data hold time	tOH	3		2	ns
Clock to Output in High-Z	tOHZ		5.4		ns
Clock to Output in Low-Z	tOLZ	1			ns
Clock high pulse width	tCH	2.5		1	ns
Clock low pulse width	tCL	2.5		1	ns
Address setup time	tAS	1.5		1	ns
Address hold time	tAH	0.8		1	ns
Data input setup time	tDS	1.5		1	ns
Data input hold time	tDH	0.8		1	ns

Note:

1. Assume t<sub>r</sub>/t<sub>f</sub> (input rise and fall time) is 1ns.
2. Access times to be measured with input signals of 1V/ns edge rate.


**AC Characteristics II***(T<sub>a</sub>=0 to 70C, V<sub>CC</sub>=3.3V+/-0.3V, V<sub>SS</sub>=0V)*

Parameter	Symbol	Min	Max	Note	Unit
/RAS cycle time	tRC(min)	60			ns
/RAS to /CAS Delay	tRCD	15			ns
/RAS to /RAS Bank Active Delay	tRRD	14			ns
/RAS precharge time	tRP	15			ns
/RAS active time	tRAS	37	100K		ns
/CAS to /CAS Delay	tCCD	1			CLK
Data-In to Precharge Command (Write Recovery)	tRDL	2			CLK
Mode Register set to Active Delay	tRSC	2			CLK
Refresh interval time	tREF		64		ms

M0819.01




Rev: 0.0 06/10

Block Diagram



Note: All resistor values are 10 Ohms

Mechanical Drawing



www.centon.com

CENTON NORTHEAST  
 TEL: (631) 471-7700  
 (800) 234-9292  
 FAX: (631) 471-7717

CENTON SOUTHWEST  
 TEL: (949) 855-9111  
 (800) 234-9292  
 FAX: (949) 855-3132