

Supplier: **BOSCH**

Part or product no.: **0 272 230 421**

Date of issue: **19.03.99**

Date:

07.10.98 Neuausgabe

1279C01314 Überarbeitung
22.03.99

1279C01604 Überarbeitung
11.04.00

1279C01894 Überarbeitung
15.02.01

1279C02211 New edition
27.03.02

Data sheet

1. Short description
2. Functional description
 - 2.1. Application circuit
 - 2.2. Block diagram
 - 2.3. General information
 - 2.4. Timing diagram
 - 2.5. Timing process
 - 2.6. Special features of the process
3. Effects RES, OFFx
4. 1/2-bank operation
5. Configuration of connections
 - 5.1. Packing MQFP64
 - 5.2. Description of connections
6. Electrical limit values
7. Electrical parameters

1. Short description

The power stage control module CY 220B controls time-dependently the power stage transistors of the injectors (solenoid valves MV) of a common rail diesel engine (1 ... 8 cylinders). Based on a 2-bank structure with 2 x 4 outputs, overlapping injection is possible, i.e. one power stage of each bank can be activated simultaneously (by switching 1 x n operation is also possible, n = 1 ... 8).

CY 220B is controlled for example by a component (CC5xx or GAD4x) which presets the time control of the power stages and the individual phases of the injection with three signals ONx, MODEx, RCHGx as well as determining the selection of the power stage with the YSELxy signals.

The control of a Booster FET (voltage booster) is also realized. If the recovered switch off energy of an injector is insufficient for the boost (iron losses in the injector) further energy must be pumped into the booster capacitor (CBOOS) by a recharging phase. This is achieved by controlling a power stage up to a certain current level so that no pulling up of the injector is possible with subsequent fast decay to the booster capacitor.

The IC monitors the output stages for overcurrent and load drop and checks the function of the fast decay. The error data can be read out serially. Coding is compatible with the other components (e.g. CJ401)

Features and modules:

Power-On switch off for power stage driver

Presets of start, hold and recharging current level, short-circuit current HS/LS

Preset of hysteresis for two-point current regulation

Monitoring of the booster voltage (discharge and recharge voltage)

Preset discharge/recharge voltage

Diagnosis: Error types: Short-circuit to U_{BAT} (low-side protection)
 Short-circuit to ground (high-side protection)
 load drop
 Fast decay error

Error transmission via serial interface coded according to location and type

Cascadable diagnostic interface

Error cut-off of output stages and direct message to the computer

Emergency cut-off of every single bank by controller

8 x low-side power stage drivers (2 x 4 or 1 x 8)

2 x high-side power stage drivers

2 x booster power stage drivers

2 x differential amplifier for MV current measuring at the measuring shunt


2 x current comparators for two-point current regulation

2 x voltage monitoring booster capacitor


2. Functional description

2.1. Application circuit

Power stage electronics shown for one bank only



2.2. Block diagram



© All rights reserved by ROBERTI BOSCH GMBH even in the case of patent applications. All rights of use such as copyright and right of disclosure reserved

2.3. General information

Regulation:

The IC contains a two-point current regulation with adjustable hysteresis IHYS. The set-points for start current ISOLL_A, holding current ISOLL_H and recharging current ISOLL_N can be preset externally. The hysteresis IHYS acts on the start and holding current control. The lower current value IMIN applies for the recharging process.

Low-side FET control:

The Low-side FET to be controlled is selected by binary coded address lines YSELxy. The selected FET is conduction statically during two-point regulation. The fast decay is triggered by switch off the Low-side FET. This happens during the recharging phase and also during the injection phase in the transition start to holding current or holding current to zero.


High-side FET control:

The High-side FET is used as a switch for the two-point current regulation. The High-side FET is conducting during the recharging and fast decay phase.

Control Booster FET:


The Booster FET is used as a switch for the booster operation. It is non-conducting during the other phases.

2.4. Timing diagram



Phases:

1. Booster start
2. start current regulation
3. fast decay
4. Holding current regulation
5. fast decay
6. Cylinder change
7. Recharging
8. Cylinder change



© All rights reserved by ROBERTI BOSCH GMBH even in the case of patent applications. All rights of use such as copyright and right of disclosure reserved

2.5. Timing process

Phase 0: Cylinder change

- The power stage is switched off because both the High-side, Low-side and Booster FET are switched off YHSx=1, YLSxy=0, YBOOSx=1.
- The valid low-side power stage valid for the following injection phase is selected by the select logic YSELxy.

Phase 1: Booster start

- The Low-side FET is activated: YLSxy=1.
- The solenoid valve is switched to the booster capacitor by the Booster FET: YBOOSx=0.
- The High-side FET remains inactive: YHSx=1.
- Phase 1 is finished when the measured booster voltage at pin UBOOSx drops below the threshold UC_BOOS (discharge voltage).

Phase 2: start current regulation

- The MV current is now taken over by the High-side FET and booster operation is deactivated. YHSx=0 / YBOOSx=1.
- On reaching the setpoint ISOLL_A the High-side FET is switched off (free-running) and enabled again on dropping below the hysteresis. (Remark: HYS is calculated from HYS = IHYS / 6).
- Phase 2 is finished when an edge change from 1 ->0 takes place at the MODE pin.

Phase 3: First fast decay

- For the fast decay the Low-side FET is switched off and the High-side FET switched on. YLSxy=0 / YHSx=0.
- Phase 3 is finished when the hold current is droped below ISOLL_H less hysteresis IHYS/6.

Phase 4: Holding current regulation

- High-side FET and Low-side FET are switched on: YHSx=0 / YLSxy=1.
- On reaching the current setpoint ISOLL_H the High-side FET is switched off (free-running) and enabled again on dropping below the hysteresis (ISOLL_H – HYS).
- Phase 4 is finished when the injection process is completed: ONx=0.

Phase 5: Second fast decay

- For the fast decay the Low-side FET is switched off and the High-side FET switched on: YLSxy=0 / YHSx=0.
- The edge change from 0 -> 1 at the MODE signal ends phase 5 as well the injection process.
- The fast decay check is also performed with the edge change (UIMVx < IMIN ?; IMIN is an internal current threshold).
- High Side FET is switched off: YHSx=1.

Phase 6: Cylinder change

- Another power stage in the same bank can be switched to with YSELxy.

Phase 7: Recharging

- Recharging is enabled by RCHGx=1. High-side FET and Low-side FET are switched on: YHSx=0, YLSxy=1.
- On reaching the current setpoint ISOLL_N the Low-side FET is switched off (fast decay): YLSxy=0.
- On dropping below the internal current threshold IMIN a new recharging is enabled after a delay of 10 us: YLSxy=1.
- This procedure is repeated until the voltage setpoint UC_RCHG (recharging voltage) is reached on the booster capacitor or the recharging permission is rescinded: RCHGx=0. If the voltage setpoint is not reached again during the recharging allowed by RCHGx=1, recharging begins again. Resetting of RCHGx always causes a recharging process to be ended immediately: YHSx=1, YLSxy=0.


Phase 8: Cylinder change

- Another power stage in the same bank can be switched to with YSELxy.

2.6. Special features of the timing process

- When the power stage is switched off by OFFx, switching off takes place immediately. It can only be enabled again at the next positive ONx or RCHGx edge.
- An injection process begins with the positive ONx edge and ends with the positive MODEx edge.
- A recharging process begins with the positive RCHGx edge and ends with the negative RCHGx edge.
- The RCHG signal is ignored during an injection process, the ON/MODE signal during a recharging process.
- In pre- and post-injection the holding current regulation can be omitted, i.e. MODEx switches over from 1 to 0 at the same time as ONx.
- An ongoing recharging process can be aborted by a new injection. To do this the control module (CCxx or GADxx) should change the signals in the order RCHG, YSEL, ON but at least simultaneously (stable signals).
- In systems without voltage boosting the booster phase can be suppressed after ONx=1 by connecting UC_BOOS > UBOOSx.

- A rise in the booster voltage after the booster phase does not lead to a new booster operation.
- Slow discharging of the booster capacitance within a recharging process leads to a new recharging process.
- A new active ONx or RCHGx signal will only be recognized as valid when the current from the previous process (recharging or injection) has dropped below the threshold IMIN.
- A cylinder change is only accepted between two processes (recharging or injection), i.e. after the positive MODEx edge or negative RCHGx edge (and zero current) and before the next positive RCHG or ON edge.
- The current regulation of the recharging takes place between ISOLL_N as the upper value and IMIN plus a time delay of approx. 10us.
- The change in current in the MV during fast decay of ISOLL_A to ISOLL_H must be smaller than the switching speed of the nominal current multiplexer (see figure). If the actual value UIMVx drops below the setpoint ISOLL_H, the process control interrupts the fast decay (see figure, circle). If this change is not reached (change in current in the MV faster than switching speed of the current multiplexer), the fast decay is interrupted with certainty on dropping below the current level IMIN.



3. Effects RES, OFFx


A Low signal at RES affects Bank1 **and** Bank2.

A Low signal at OFFx **only** affects bank x.

Function	RES=0	OFF1=0	OFF2=0
Low-side Bank1, YLS1x	0	0	-
Low-side Bank2, YLS2x	0	-	0
High-Side Bank1 YHS1	1	1	-
High-Side Bank2 YHS2	1	-	1
Booster Bank1 YHS1	1	1	-
Booster Bank2 YHS2	1	-	1
Error buffer 1	reset	reset	-
Error buffer 2	reset	-	reset
Process control Bank1	reset	-	-
Process control Bank2	reset	-	-
Diagnosis register	reset Status: FF error-free	-	-

4. 1/2-bank operation

With the BNK input the component can be switched from 2-bank operation to 1-bank operation. With a high signal at BNK the outputs YHS2 and YBOOS2 are switched respectively to the outputs of the first bank (YHS1 or YBOOS1) additionally. The logic operation is an OR (see also the structure diagram below). This simplifies the external wiring of the high-side and booster control.




All other inputs and outputs must still be switched in 1-bank operation analogously with 2-bank operation. The differential amplifier for current measuring Bank2 must be switched to the measuring shunt of Bank1. The same applies for the high-side current monitoring and the booster voltage monitoring. The control signals ONx, MODEx, RCHGx, YSELxy must be fed in separately and must be controlled according to the cylinder selection.

If one bank is to be deactivated completely, the Bank2 must be switched as follows for example.

Pin	Connection
UBOOS2, UIH2 OFF2, ON2, RCHG2	GND
MODE2	VDD
UHS2	UBAT
UIL2	over about 25k to VDD
UIMV2 YLS2x, YHS2, YBOOS2	open

5. Configuration of connections

5.1. Packing MQFP 64



5.2. Description of connections

Number	Name	Level	Input/ Output	Int. current source	Function
1	nc				
2	nc				
3	BNK	logic	E	down	Switching 1/2-bank operation HIGH: 1 bank à 8 power stages LOW: 2 bank à 4 power stages
4	RES	logic	E	down	Reset signal HIGH: Normal operation LOW: RESET
5	OFF1	logic	E	down	Asynchronous switch off signal Bank1 HIGH: Power stages in operation LOW: Power stages switched off
6	OFF2	logic	E	down	Asynchronous switch off signal Bank2 HIGH: Power stages in operation LOW: Power stages switched off
7	ON1	logic	E	down	Control signal injection Bank1 HIGH: Injection LOW: No injection
8	MODE1	logic	E	up	Control signal current level Bank1 HIGH: Booster operation/start current regulation. LOW: Holding current regulation./fast decay
9	RCHG1	logic	E	down	Control signal recharging Bank1 HIGH: Recharging allowed LOW: No recharging allowed
10	YSEL10	logic	E	up	Cylinder selection bit 0 Bank1
11	YSEL11	logic	E	up	Cylinder selection bit 1 Bank1
12	ON2	logic	E	down	Control signal injection Bank2 HIGH: Injection LOW: no injection
13	MODE2	logic	E	up	Control signal current level Bank2 HIGH: Booster operation/start current regulation LOW: Hold current regulation./fast decay
14	RCHG2	logic	E	down	Control signal recharging Bank2 HIGH: Recharging allowed LOW: no recharging allowed
15	YSEL20	logic	E	up	Cylinder selection bit 0 Bank2
16	YSEL21	logic	E	up	Cylinder selection bit 1 Bank2
17	SY	logic	E	up	Synchronisation diagnosis interface
18	nc				

Number	Name	Level	Input/ Output	Int. current source	Function
19	nc				
20	T	logic	E	up	Clock diagnosis interface
21	DE	logic	E	up	Data input diagnosis interface
22	DA	open C.	A	-	Data output diagnosis interface
23	VDD				Supply logic/driver
24	GND				Supply logic/driver
25	YLS11	0V / 5V	A	-	Driver for LS-FET cylinder 1 Bank1
26	YLS12	0V / 5V	A	-	Driver for LS-FET cylinder 2 Bank1
27	YLS13	0V / 5V	A	-	Driver for LS-FET cylinder 3 Bank1
28	YLS14	0V / 5V	A	-	Driver for LS-FET cylinder 4 Bank1
29	YLS21	0V / 5V	A	-	Driver for LS-FET cylinder 1 Bank2
30	YLS22	0V / 5V	A	-	Driver for LS-FET cylinder 2 Bank2
31	YLS23	0V / 5V	A	-	Driver for LS-FET cylinder 3 Bank2
32	YLS24	0V / 5V	A	-	Driver for LS-FET cylinder 4 Bank2
33	nc				
34	nc				
35	YBOOS1	0V / 5V	A	-	Output for driver booster FET Bank1
36	YBOOS2	0V / 5V	A	-	Output for driver booster FET Bank2
37	YHS1	0V / 5V	A	-	Output for driver booster HS-FET Bank1
38	YHS2	0V / 5V	A	-	Output for driver booster HS-FET Bank2
39	UHS1	analogous	E	-	Measuring input high-side shunt Bank1
40	UHS2	analogous	E	-	Measuring input high-side shunt Bank2
41	UBAT	analogous	E	-	Measuring input high-side shunt Bank1/2
42	PGND1			-	2. Supply driver
43	nc				
44	UIH1	analogous	E	-	Measuring input low-side shunt Bank1
45	UIL1	analogous	E	-	Measuring input low-side shunt Bank1
46	UIMV1	analogous	A	-	Measuring output low-side Bank1
47	nc				
48	ISOLL_N	analogous	E	-	Nominal recharging current level
49	ISOLL_H	analogous	E	-	Nominal holding current level
50	nc				
51	nc				
52	ISOLL_A	analogous	E	-	Nominal start current level

Number	Name	Level	Input/ Output	Int. current source	Function
53	IHYS	analogous	E	-	Hysteresis current level
54	IMAX_LS	analogous	E	-	Short-circuit current low-side
55	IMAX_HS	analogous	E	-	Short-circuit current high-side
56	UIMV2	analogous	E	-	Measuring output low-side Bank2
57	UIL2	analogous	E	-	Measuring input low-side shunt Bank2
58	UIH2	analogous	A	-	Measuring input low-side shunt Bank2
59	AGND				Supply analogous
60	AVCC				Supply analogous
61	UC_BOOS	analogous	E	-	Nominal voltage level discharge booster- C
62	UC_RCHG	analogous	E	-	Nominal voltage level recharge booster- C
63	UBOOS1	analogous	E	-	Actual voltage level booster C1
64	UBOOS2	analogous	E	-	Actual voltage level booster C2

Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	

6. Electrical limit values

<u>6.1 Supply voltage</u>	no destruction static dynamic ($T_i = 1 \text{ ms}$, $T = 1 \text{ s}$)	AVCC, VDD	3,6	5	6,0 6,5	V V
<u>6.2 Voltage offset</u>	Supply ΔS = U _{AVCC} - U _{VDD} Ground ΔB = U _{AGND} - U _{GND}	ΔS ΔB			0,1 0,1	V V
<u>6.3 Junction temperature</u>		T _J			140	°C
<u>6.4 Ambient temperature</u>	Chip on ceramic Plastic housing	T _U T _U	-40		125 110	°C °C
<u>6.5 Storage temperature</u>	as chip Plastic housing	T _U T _U	-40 -40		175 125	°C °C
<u>6.6 Input voltage</u>	UBAT/UHSx ($T_i = 400 \text{ ms}$, $T = 5 \text{ s}$) UIHx/UILx ($R_V = 5,62 \text{ k}\Omega$) ISOLL_A, ISOLL_H, ISOLL_N, IHYS, UBOOSx, UC_BOOS, UC_RCHG IMAS_HS, IMAX_LS ONx, MODEx, RCHGx, OFFx, YSELxy, RES, BNK, T, DE, SY, DA	U _{UBAT} U _{UHSx} U _{UIHx} U _{UILx} U _{XXX}	-1,5 -0,3 -0,3		60 1,5 U _{AVCC} +0,3	V V V
<u>6.7 Clamp current</u>	UIHx/UILx ($R_V = 5,62 \text{ k}\Omega$) at overvoltage at undervoltage	I _{UIHx} I _{UILx}	-360		5	mA μA

Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	

7. Electrical parameters


7.1 General information


© All rights reserved by ROBERT BOSCH GMBH even in the case of patent applications. All rights of use such as copyright and right of disclosure reserved


7.1.1 <u>Power supply</u>	continuous	U _{AVCC} U _{VDD}	0 3,3 4,5 5,5		3,3 4,5 5,5 6,0	V	
	Range 1: Low-side power stage locked internally						
	Range 2: Low-side power stages switched off by external reset (RES), logic fully functional						
	Range 3: Full function (RES=H)						
7.1.2 <u>Power-On threshold</u>	Transition range 1 -> range 2		U _{AVCC} U _{VDD}	3,3	4,2	V	
7.1.3 <u>Current consumption</u>	U _{AVCC} , U _{VDD} = 5V; typically wired static		I _{AVCC} I _{VDD}	12 0	20 15	mA mA	
	dynamic						
7.1.4 <u>Digital inputs</u>	(Schmitt trigger input) ONx, MODEx, RCHG, T, DE		U _{xxx} U _{xxx}	0,2 0,3	U _{VDD} U _{VDD}	U _{VDD} U _{VDD}	
	Buffer input RES, BNK, OFFx, YSELxy, SY						
	Logic level: LOW Schmitt trigger input buffer input		U _{xxx} U _{xxx}	0,8 0,7	15	pF	
	HIGH Schmitt trigger input buffer input						
	Input capacitance		C _{xxx}	15	-50 -25 -125 -50	μA μA	
	Input current Pull-up current source: MODEx, YSELxy, T, SY DE Pull-down current source: RES, OFFx, ONx, RCHGx, BNK						

Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	
7.2 <u>Differential amplifier double</u>	Bank1: UIH1, UIL1, UIMV1 Bank2: UIH2, UIL2, UIMV2 Internal: UIMVx					
7.2.1 <u>Block diagram</u>						
7.2.2 <u>Ext. circuits</u>	Shunt Series resistors Feedback resistors Low pass resistor Low pass capacitance	R _{Shunt} R _V R _R R _S C _{ST}		0,01 5,62 51,1 250 1		Ω kΩ kΩ Ω nF
7.2.3 <u>Differential inputs</u>	UIHx, UILx (Note: Avoid crosstalk by layout capacitances) Clamping at undervoltage at the shunt $-2 \text{ V} \leq U_{\text{Shunt}} \leq -0,1 \text{ V}$ Clamp voltage Clamp current at overvoltage at the shunt $0,7 \text{ V} \leq U_{\text{Shunt}} \leq 28 \text{ V}$ Clamp voltage Clamp current Specified range (if UIH leaves the specified range, e.g. clamping in case of short-circuit, the output state at UIMV is retained)	U _{UIIxX} I _{UIIxX}	-1 -0,36		-0,1 0	V mA
<u>Input voltage</u>		U _{UIIxX}	0,7 0		3 5	V mA
<u>Offset voltage</u>	$U_{\text{OFF}} = U_{\text{UIHx}} - U_{\text{UILx}}$	HT RT TT		-0,1	0,7	V
<u>Offset drift</u>	$U_{\text{OFFD}} = dU_{\text{OFF}} / dT$		U _{OFF} U _{OFF} U _{OFF}	-0,8 -1,2 -1,4	+0,8 +1,2 +1,4	mV mV mV
<u>Input current</u>	$-0,1 \text{ V} \leq U_{\text{UIIxX}} \leq 0,7 \text{ V}$		I _{UIIxX}	-2,5	0	μA
<u>Offset current</u>	$I_{\text{OFF}} = I_{\text{UIHx}} - I_{\text{UILx}}$		I _{OFF}	-0,2	+0,2	μA

Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	
7.2.4 <u>Amplifier output</u>	UIMVx					
<u>Output voltage</u>	Specified range	U _{UIMV}	0,2		U _{AVCC} - 1 V	V
<u>Output current</u>	Specified range (for specified offset)	I _{UIMV}	-100		100	µA
<u>Output impedance</u>		R _{UIMV}		0,5		kΩ
<u>Rise/fall speed</u>	Load: C = 1 nF (EMC) 10 ... 90 % voltage deviation	dU/dt		2,5		V/µs
<u>Transient time when connecting the sample capacitance</u>	Typical wiring Sample capacitance 70 pF Transient to final value +/- 4,5 mV	t _{SW}			1,95	µs
<u>Gain</u>	V = U _{UIMV} / (U _{UIH} - U _{UIL})	V		9,09		
<u>Transit frequency</u>		f _T		2		MHz
<u>Common mode rejection ratio</u>	DC-value	CMRR	60			dB
<u>Operating voltage suppression</u>	DC-value f = 50 kHz $D_D = dU_{AVCC}/dU_{UIMVx}$	D _D		40		dB

Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	
7.3 <u>Monitoring</u> <u>LS current level</u> <u>Double</u>	Common IMAX_LS Internal: UIMVx Outputs (internal): KL_IMAXx, KL_IMINx					
7.3.1 <u>Block diagram</u>						
						
7.3.2 <u>Ext. wiring</u>	Preset maximum current by voltage divider at IMAX_LS					
7.3.3 <u>Maximum current preset</u>	IMAX_LS					
<u>Input voltage</u>	Specified range	U _{IMA_LS}	1,8		0,94 x U _{AVCC} - 1	V
<u>Input current</u>	$1,8 \text{ V} \leq U_{\text{IMAX_LS}} \leq 0,94 \times U_{\text{AVCC}} - 1 \text{ V}$	I _{IMA_LS}	-5	30	+5	µA
<u>Hysteresis voltage</u>	Active on UIMV for $U_{\text{UIMV}} > U_{\text{IMAX_LS}}$	U _{HYS}		0,7		mV
<u>Internal limiting</u>	lower (a diode voltage, U _D) upper ($0,94 \times U_{\text{AVCC}} - U_D$)	U _{IMA_LS} U _{IMA_LS}	4,0			V
<u>Clamp current</u>	$-0,3 \text{ V} \leq U_{\text{IMAX_LS}} \leq 1,8 \text{ V}$ $0,94 \times U_{\text{AVCC}} - 1 \text{ V} \leq U_{\text{IMAX_LS}} \leq U_{\text{AVCC}}$	I _{IMA_LS} I _{IMA_LS}	-350	0	0	µA
7.3.4 <u>Minimum current specification</u>	internal					
<u>Threshold</u>		U _{IMIN}	0,2	0,27	0,32	V
<u>Hysteresis voltage</u>	Active on UIMV for $U_{\text{UIMV}} > U_{\text{IMIN}}$	U _{HYS}		30		mV
<u>Signal delay</u>	for state $U_{\text{UIMV}} < U_{\text{IMIN}}$ for state $U_{\text{UIMV}} > U_{\text{IMIN}}$	T T	7	10	13 200	µs ns
Day: 25.10.2001	Dept.: AE/EIC3	Name: Ressel				

Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	
7.4 <u>Monitoring HS current level Double</u>	Common UBAT, IMAX_HS Bank1: UHS1 Bank2: UHS2 Output (internal): HS_OKx					
7.4.1 <u>Block diagram</u>						
						
7.4.2 <u>Ext. wiring</u>	Shunt Resistance divider (according to spec.)	R_Shunt		0,01		Ω
7.4.3 <u>Measuring inputs</u>	UBAT, UHSx					
<u>Input voltage</u>	Tolerance range 1 Tolerance range 2	U _{UBAT} U _{UHSx} U _{UBAT} U _{UHSx}	5,2 36	36 60	36 60	V
<u>Difference input voltage</u>	$U_D = U_{UBAT} - U_{UHSx}$ Permissible range	U _D	0,0	2,0	2,0	V
<u>Error</u>	Error related to $U_D = U_{UBAT} - U_{UHSx}$ Tolerance range 1 Tolerance range 2	F F	5	10 15	10 15	%
<u>Operating current</u>	$I_{UBAT/UHSx} = U_{IMAX_HS} / 45 \text{ k}\Omega$ (typ.)					


Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	
7.4.4 <u>Switch off threshold</u> <u>High side protection</u>	IMAX_HS					
<u>Input voltage</u>		U _{IMX_HS}	1,5		U _{AVCC} -0,5	V
<u>Input current</u>		I _{IMAX_L}	-5		+5	μA
<u>Standardization of the switch off threshold</u>	N = U _{IMAX_HS} / (U _{UBAT} - U _{UHSx})	N	8.0	9	10	
7.5 <u>Monitoring</u> <u>Voltage</u> <u>Booster capacitance</u> <u>Double</u>	Common UC_RCHG, UC_BOOS Bank1: UBOOS1 Bank2: UBOOS2 Outputs (internal): GR_UMAXx, GR_UMINx					
7.5.1 <u>Block diagram</u>						
7.5.2 <u>Ext. wiring</u>	Voltage divider at the booster capacitance Filter element at the reference inputs for PZM signals Poss. Interference suppression capacitance at UBOOSx because disturbance signals are processed immediately by the fast CMOS comparator					
7.5.3 <u>Actual inputs</u>	UBOOSx					
<u>Input voltage</u>	Permissible range	U _{UBOOS}	0		U _{AVCC}	V
<u>Input current</u>		I _{UBOOS}	-0,2	0	+0,2	μA
7.5.4 <u>Nominal inputs</u>	UC_BOOS, UC_RCHG					
<u>Input voltage</u>	Specified range UC_BOOS (discharge level)	U _{UC_BO}	0.0		U _{AVCC} -2.5	V
	UC_RCHG (charge level)	U _{UC_RC}	2,5		U _{AVCC}	V
<u>Input current</u>	I _{UC_BOOS} or I _{UC_BOOS}	I _{UC_xxxx}	-0.2	0	+0,2	μA
7.5.5 <u>Offset voltage</u>	U _{OFF} = U _{UBOOS} - U _{UC_RCHG} U _{OFF} = U _{UBOOS} - U _{UC_BOOS}	U _{OFF}	-20		+20	mV
Day: 25.10.2001	Dept.: AE/EIC3	Name: Ressel				


Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	
7.5.6 <u>Hysteresis voltage</u>	Active on references UC_BOOS, UC_RCHG	U_{HYS}	25	50	75	mV
7.6 <u>Current regulation</u> <u>Double</u>	Common ISOLL_A, ISOLL_H, ISOLL_N, IHYS Internal: UIMV1, UIMV2 Bank1: YHS1 Bank2: YHS2 Output (internal): KL_ISOLLx					
7.6.1 <u>Block diagram</u>						
7.6.2 <u>Ext. wiring</u>	Nominal preset by voltage divider at ISOLL_x Voltage divider at IHYS					
Day: 25.10.2001	Dept.: AE/EIC3	Name: Ressel				

Parameter or Connection	Conditions	Symbol	Numeric value			Unit												
			min	typ	max													
<u>7.6.3 Nominal inputs</u>																		
<u>7.6.3.1 Normal nominal range</u>	ISOLL_A (start current level) ISOLL_H (holding current level) ISOLL_N (recharging current level)																	
Input voltage	Specified range	U_{ISOLL}	0,6		$U_{AVCC} -1,1$	V												
Input current	$0,6 \text{ V} \leq U_{ISOLL_N} \leq U_{AVCC} -1,1\text{V}$ $0,6 \text{ V} \leq U_{ISOLL_A} \leq 1\text{V}$ $0,6 \text{ V} \leq U_{ISOLL_H} \leq 1\text{V}$	I_{ISOLL_N} I_{ISOLL_A} I_{ISOLL_H}	-2 -5 -5	+0,5 +0,5 +0,5	μA μA μA													
	$1,0 \text{ V} \leq U_{ISOLL_A} \leq U_{AVCC} -1,1\text{V}$ $1,0 \text{ V} \leq U_{ISOLL_H} \leq U_{AVCC} -1,1\text{V}$	I_{ISOLL_A} I_{ISOLL_H}	-2 -2	+0,5 +0,5	μA μA													
Level selection	<table border="1"> <tr> <th>RCHG</th> <th>MODE</th> <th>Current level</th> </tr> <tr> <td>0</td> <td>0</td> <td>ISOLL_H</td> </tr> <tr> <td>0</td> <td>1</td> <td>ISOLL_A</td> </tr> <tr> <td>1</td> <td>X</td> <td>ISOLL_N</td> </tr> </table>	RCHG	MODE	Current level	0	0	ISOLL_H	0	1	ISOLL_A	1	X	ISOLL_N					
RCHG	MODE	Current level																
0	0	ISOLL_H																
0	1	ISOLL_A																
1	X	ISOLL_N																
Offset voltage	direct access by RCHG and MODE																	
Switching speed	Nominal voltage on the current comparator (see also note chapter 3 Functional Description)	dU/dt	0,75			V/ μs												
<u>7.6.3.2 ISOLL_N range expansion</u>	Range expansion for UISOLL_N, $500\text{mV} < U_{ISOLL_N} < 600\text{mV}$:																	
Offset voltage	Range 1: $540\text{mV} < U_{ISOLL_N} < 600\text{mV}$, $U_{OFFmax} = (1/3) \times (600\text{mV} - U_{ISOLL_N}) + 20\text{mV}$ ($U_{OFFmax} = f(U_{ISOLL_N})$, (applies for U_{ISOLL_N} in range 1))	U_{OFF}	-20		40	mV												
	Range 2: $500\text{mV} < U_{ISOLL_N} < 540\text{mV}$, $U_{OFFmax} = (3/8) \times (540\text{mV} - U_{ISOLL_N}) + 40\text{mV}$ ($U_{OFFmax} = f(U_{ISOLL_N})$, (applies for U_{ISOLL_N} in range 2))	U_{OFF}	-20		55	mV												
Input current	Total range 1/2, $500\text{mV} < U_{ISOLL_N} < 600\text{mV}$: $I_{ISOLL_Nmin} =$ $- (1\mu\text{A}/20\text{mV} \times (600\text{mV} - U_{ISOLL_N})) - 2\mu\text{A}$ ($I_{ISOLL_N} = f(U_{ISOLL_N})$, (applies for U_{ISOLL_N} in range 1/2))	I_{ISOLL}	-7		2	μA												

Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	
7.6.4 <u>Hysteresis level</u>	IHYS					
	<u>Input voltage</u> Specified range Note: It must be ensured that it applies $U_{ISOLL_X} - HYS_{INT} > 0,5 \text{ V}$	U_{IHYS}	0,2		$U_{AVCC} -1,5$	V
	<u>Input current</u> $0,2 \text{ V} \leq U_{IHYS} \leq U_{AVCC} -1,5 \text{ V}$	I_{IHYS}	-5		+5	μA
	<u>Standardization of the hysteresis voltage</u> $N = U_{IHYS} / HYS_{INT}$ (with HYS_{INT} as hysteresis voltage related to U_{ISOLL_X})	N		6,19		
	<u>Tolerance</u> $F = \Delta HYS_{INT} / HYS_{INT}$ for $U_{IHYS} > 1 \text{ V}$ for $U_{IHYS} \leq 1 \text{ V}$	$F_{\Delta HYS_{IN}}$		5 50	12 100	% mV
7.6.5 <u>Power stage output</u>	YHS1, YHS2 Measuring wiring Load capacitance $C = 0,5 \text{ nF}$ Series resistor $R = 50 \Omega$ Times measured at output YHSx					
	<u>Switching point</u> $YHS = \text{HIGH}$ for $U_{UIMV} > U_{ISOLL_X}$ $YHS = \text{LOW}$ for $U_{UIMV} > U_{ISOLL_X} - HYS_{INT}$					
	<u>Output voltage</u> State HIGH: $0 < I_{YHS} \leq -0,5 \text{ mA}$	U_{YHS}	$U_{VDD} -0,2$		U_{VDD}	V
	$0 < I_{YHS} \leq -4,0 \text{ mA}$	U_{YHS}	$U_{VDD} -1,1$		U_{VDD}	V
	State LOW: $0 < I_{YHS} \leq 0,5 \text{ mA}$	U_{YHS}	0		0,3	V
	$0 < I_{YHS} \leq 4,0 \text{ mA}$	U_{YHS}	0		0,7	V
	<u>Switching frequency</u>	f_S	50			kHz
	<u>Turn-on time</u> Rising edge from U_{YHSmin} to $U_{YHS} = U_{VDD} - 1,0 \text{ V}$ from U_{YHSmin} to $U_{YHS} = U_{YHSmax}$	t_{rise1} t_{rise2}			300 900	ns ns
	<u>Turn-on delay</u>	t_{ON}			250	ns
	<u>Turn-off time</u> Falling edge from U_{YHSmax} to $U_{YHS} = 1,0 \text{ V}$ from U_{YHSmax} to $U_{YHS} = U_{YHSmin}$	t_{fall1} t_{fall2}			250 900	ns ns
	<u>Turn-off delay</u>	t_{down}			250	ns

Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	
7.7 <u>Power stages</u> Booster FET: <u>Double</u>	YBOOSx					
7.7.1 <u>Power stage output</u>	<p>YBOOS1, YBOOS2 Measuring wiring Load capacitance C = 0,5 nF Series resistor R = 50 Ω Times measured at output YBOOSx</p> <p><u>Output voltage</u> State HIGH: $0 < I_{YBOOS} \leq -0,5 \text{ mA}$ U_{YBOOS} $U_{VDD} -0,2$ U_{VDD} V $0 < I_{YBOOS} \leq -4,0 \text{ mA}$ U_{YBOOS} $U_{VDD} -1,1$ U_{VDD} V</p> <p>State LOW: $0 < I_{YBOOS} \leq 0,5 \text{ mA}$ U_{YBOOS} 0 0,2 V $0 < I_{YBOOS} \leq 4,0 \text{ mA}$ U_{YBOOS} 0 0,7 V</p> <p><u>Switching frequency</u></p> <p><u>Turn-on time</u></p> <p><u>Turn-on delay</u></p> <p><u>Turn-off time</u></p> <p><u>Turn-off delay</u></p>					
				f_S	50	kHz
				t_{rise1}		300 ns
				t_{rise2}		900 ns
				t_{ON}		250 ns
				t_{fall1}		250 ns
				t_{fall2}		900 ns
				t_{down}		250 ns


Parameter or Connection	Conditions	Symbol	Numeric value			Unit															
			min	typ	max																
7.8 <u>Power stage</u> <u>Low-side FET</u> <u>Eightfold</u>	Inputs YSELxy Outputs: YLSxy																				
7.8.1 <u>Block diagram</u>																					
																					
7.8.2 <u>Power stage selection</u>	YSELxy Selection only possible if component is inactive (no injection or recharging)	<table border="1"> <tr> <th>YSELx1</th> <th>YSELx0</th> <th>Power stage bank x</th> </tr> <tr> <td>0</td> <td>0</td> <td>YLSx1</td> </tr> <tr> <td>0</td> <td>1</td> <td>YLSx2</td> </tr> <tr> <td>1</td> <td>0</td> <td>YLSx3</td> </tr> <tr> <td>1</td> <td>1</td> <td>YLSx4</td> </tr> </table>	YSELx1	YSELx0	Power stage bank x	0	0	YLSx1	0	1	YLSx2	1	0	YLSx3	1	1	YLSx4				
YSELx1	YSELx0	Power stage bank x																			
0	0	YLSx1																			
0	1	YLSx2																			
1	0	YLSx3																			
1	1	YLSx4																			
7.8.3 <u>Power stage output</u>	YLSxy Measuring wiring Load capacitance C = 15 nF Series resistor R = 50 Ω Times measured at output YLSxy																				
<u>Output voltage static</u>	State HIGH: $0 < I_{YLS} \leq -0,5 \text{ mA}$ $0 < I_{YLS} \leq -4,0 \text{ mA}$ State LOW: $0 < I_{YLS} \leq 0,5 \text{ mA}$ $0 < I_{YLS} \leq 4,0 \text{ mA}$	U_{YLS} U_{YLS} U_{YLS} U_{YLS}	$U_{VDD} -0,4$ $U_{VDD} -1,1$ 0 0		U_{VDD} U_{VDD} $0,2$ $0,7$	V V V V															
<u>Switching frequency</u>		f_S	50			kHz															
<u>Turn-on time</u>	from $U_{YLS\min}$ to $U_{YLS} = U_{VDD} - 1,0 \text{ V}$ from $U_{YLS\min}$ to $U_{YLS} = U_{YLS\max}$	t_{rise1} t_{rise2}		1 2	2 3	μs μs															
<u>Turn-on delay</u>		t_{ON}			500	ns															
<u>Turn-off time</u>	from $U_{YLS\max}$ to $U_{YLS} = 1,0 \text{ V}$ from $U_{YLS\max}$ to $U_{YLS} = U_{YLS\min}$	t_{fall1} t_{fall2}		200 0,5	400 1	ns μs															
<u>Turn-off delay</u>		t_{down}			500	ns															

Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	
7.8.4 <u>Power-On switch off</u>	<p>Ensures that the outputs are switched off independently of the external system at undervoltage. From $U_{AVCC} = 3.8V$ the external reset signal (RES) must be applied stably so that the then active power stage can ensure switching-off. (see also 7.1.1 and 7.1.2)</p>  <p>internal</p>					
<u>Threshold</u>			U_{AVCC}	3,3	4,2	V

Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	
7.9 <u>Diagnosis</u>	Inputs DE, SY, T Output: DA					
7.9.1 <u>Block diagram</u>						
7.9.2 <u>Ext. wiring</u>	Pull-up resistor DA					
7.9.3 <u>Inputs</u>	DE, T, SY					
<u>Data input DE</u>	Serial data input of the shift register for cascading					
<u>Clock T</u>	Shift clock for reading out diagnosis information, active on the rising edge					
<u>Synchronization SY</u>	Transfer signal for the shift register, active on the falling edge; Rising edge resets the registers, state is then: error-free					
	Clock frequency	f_T		1	MHz	
	Data validity after positive clock edge	t_{VDG}		0,5	μs	
	Data validity after SY = Low					
	Wait time after SY = Low up to first positive clock edge	t_{VST}	1		μs	
	Low time at SY to reset error memory	t_{SYL}	1		μs	
7.9.4 <u>Output</u>	DA					
<u>Output voltage</u>	State LOW $0 < I_{DA} \leq 1,6 \text{ mA}$	U_{DA}	0	0,4	V	
<u>Output capacitance</u>		C_{DA}		15	pF	
<u>Input voltage</u>	State HIGH:	U_{DA}			U_{AVCC}	V
<u>Input current</u>	State HIGH:	U_{DA}	- 10	0	+ 0,3 + 10	μA
Day: 25.10.2001	Dept.: AE/EIC3	Name: Ressel				

Parameter or Connection	Conditions	Symbol	Numeric value			Unit
			min	typ	max	

7.9.5 Transmission protocol



7.9.6 Shift sequence and coding

→

DE	DE	Cylinder 8	Cylinder 1	Cylinder 8	Cylinder 1				
Bit n	Bit 1	Bit SL	Bit SL	Bit SL	Bit 2 Bit 1	Bit 2 Bit 1	Bit 2 Bit 1				
Coding fast decay				Coding Short-circuit/drop in load							
Error state		Bit SL									
No error		H									
fast decay error		L									